AN56



16K

X20C16

2K x 8 Bit

High Speed AUTOSTORE[™] NOVRAM

FEATURES

- Fast access time: 35ns, 45ns, 55ns
- High reliability
 - -Endurance: 1,000,000 nonvolatile store operations
 - -Retention: 100 years minimum
- AUTOSTORE NOVRAM
 - -Automatically stores RAM data into the EEPROM array when V_{CC} low threshold is detected
 - —User enabled option
- -Open drain autostore status output pin
- Power-on recall
 - -EEPROM data automatically recalled into RAM upon power-up
- Software data protection -Locks out inadvertent store operations
- Low power CMOS -Standby: 250µA
- Infinite EEPROM array recall, and RAM read and write cycles

DESCRIPTION

The Xicor X20C16 is a 2K x 8 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (EEPROM) and the AUTOSTORE feature which automatically saves the RAM contents to EEPROM at power-down. The X20C16 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin. The X20C16 features a compatible JEDEC approved pinout for byte-wide memories, for industry standard RAMs, ROMs, EPROMs, and EEPROMs.

The NOVRAM design allows data to be easily transferred from RAM to EEPROM (store) and EEPROM to RAM (recall). The store operation is completed in 5ms or less and the recall operation is completed in 10µs or less. An automatic array recall operation reloads the contents of the EEPROM into RAM upon power-up.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from EEPROM, and a minimum 1,000,000 store operations to the EEPROM. Data retention is specified to be greater than 100 years.



X20C16

PIN CONFIGURATION



PIN NAMES

Symbol	Description
A ₀ -A ₁₀	Address inputs
I/O ₀ –I/O ₇	Data input/output
WE	Write enable
CE	Chip enable
OE	Output enable
NE	Nonvolatile enable
AS	AUTOSTORE output
V _{CC}	+5V
V _{SS}	Ground
NC	No connect

PIN DESCRIPTIONS

Addresses (A₀–A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of \overline{CE} , \overline{WE} , or \overline{NE} .

Data In/Data Out (I/O0-I/O7)

Data is written to or read from the X20C16 through the I/O pins. The I/O pins are placed in the high impedance state when either \overline{CE} or \overline{OE} is HIGH or when \overline{NE} is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to the static RAM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls the recall function to the EEPROM array.

AUTOSTORE Output (AS)

 $\overline{\text{AS}}$ is an open drain output which, when asserted indicates V_{CC} has fallen below the AUTOSTORE threshold (V_{ASTH}). AS may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microcontroller.

DEVICE OPERATION

The \overline{CE} , \overline{OE} , \overline{WE} and \overline{NE} inputs control the X20C16 operation. The X20C16 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH, or when \overline{NE} is LOW.

RAM Operations

RAM read and write operations are performed as they would be with any static RAM. A read operation requires \overline{CE} and \overline{OE} to be LOW with \overline{WE} and \overline{NE} HIGH. A write operation requires \overline{CE} and \overline{WE} to be LOW with \overline{NE} HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X20C16.

Memory Transfer Operations

There are two memory transfer operations: a recall operation whereby the data stored in the EEPROM array is transfered to the RAM array; and a store operation which causes the entire contents of the RAM array to be stored in the EEPROM array.

Recall operations are performed automaticaly upon power-up and under host system control when \overline{NE} , \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH. The recall operation takes a maximum of 5µs.

SDP (Software Data Protection)

There are two methods on initiating a store operation. The first is the software store command. This command takes the place of the hardware store employed on the X20C04. This command is issued by entering into the special command mode: $\overline{\text{NE}}$, $\overline{\text{CE}}$, and $\overline{\text{WE}}$ strobe LOW while at the same time a specific address and data combination is sent to the device. This is a three step operation: the first address/data combination is 2AA[H]/55[H]; and the final command conbination is 555[H]/33[H]. This sequence of pseudo write operations will immediately initiate a store operation. Refer to the software command timing diagrams for details on set and hold times for the various signals.

The second method of storing data is with the AUTOSTORE command. When enable, data is automatically stored for the RAM into the EEPROM array whenever V_{CC} falls below the preset Autostore threshold. This feature is enabled by performing the first two steps for the software store with the command combination being 555[H]/CC[H].

The AUTOSTORE feature is disable by issuing the three step command sequence with the command combination being 555[H]/CD[H]. The AUTOSTORE feature will also be reset if V_{CC} falls below the power-up reset threshold (approximately 3.5V) and is then raised back into the operation range.

Write Protection

The X20C16 supports two methods of protecting the nonvolatile data.

- If after power-up the AUTOSTORE feature is not enabled, no AUTOSTORE can occur.
- V_{CC} Sense—All functions are inhibited when V_{CC} is 3.0V typical.

The following symbol table provides a key to understanding the conventions used in the device timing diagrams. The diagrams should be used in conjunction with the device timing specifications to determine actual device operation and perfomance, as well as device suitability for user's application.

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
XXXX	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	–65°C to +135°C
Storage temperature	–65°C to +150°C
Voltage on any pin with	
respect to V _{SS}	1V to +7V
D.C. output current	10mA
Lead temperature (soldering, 10 sec	onds) 300°C

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.		
Commercial	0°C	+70°C		
Industrial	-40°C	+85°C		
Military	–55°C	+125°C		

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any conditions other than those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X20C16	5V ±10%

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
I _{CC1}	V _{CC} current (active)		100	mA	$\overline{NE} = \overline{WE} = V_{IH}, \overline{CE} = \overline{OE} = V_{IL}$ Address inputs = 0.4V/2.4V levels @ f = 20MHz All I/Os = open
I _{CC2}	V _{CC} current during store		5	mA	All inputs = V _{IH}
I _{CC3} ⁽²⁾	V _{CC} current during AUTOSTORE		2.5	mA	All I/Os = open
I _{SB1}	V _{CC} standby current (TTL input)		10	mA	$\overline{CE} = V_{IH}$, All other inputs = V_{IH} All I/Os = open
I _{SB2}	V _{CC} standby current (CMOS input)		250	μA	All inputs = V _{CC} – 0.3V All I/Os = open
ILI	Input leakage current		10	μA	$V_{IN} = V_{SS}$ to V_{CC}
ILO	Output leakage current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} ⁽¹⁾	Input LOW voltage	-1	0.8	V	
V _{IH} ⁽¹⁾	Input HIGH voltage	2	V _{CC} + 0.5	V	
V _{OL}	Output LOW voltage		0.4	V	I _{OL} = 4mA
VOLAS	AUTOSTORE output		0.4	V	I _{OLAS} = 1mA
V _{OH}	Output HIGH voltage	2.4		V	$I_{OH} = -4mA$

POWER-UP TIMING

Symbol	Parameter	Max.	Unit
t _{PUR} ⁽²⁾	Power-up to RAM operation	100	μs
t _{PUW} ⁽²⁾	Power-up to nonvolatile operation	5	ms

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$

Symbol Test		Max.	Unit	Conditions	
C _{I/O} ⁽²⁾	Input/output capacitance	10	pF	$V_{I/O} = 0V$	
C _{IN} ⁽²⁾	Input capacitance	6	pF	$V_{IN} = 0V$	
Notes: (1) V _{IL} min. ar (2) This parar	nd V _{IH} max. are for reference only and a neter is periodically sampled and not 10		Ċ		
ENDURANCE AN	ID DATA RETENTION				
	Deremeter	Min	llpit		

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Endurance	100,000	Data changes per bit
Store cycles	1,000,000	Store cycles
Data retention	100	Years

MODE SELECTION

CE	WE	NE	OE	Mode	Ι/Ο	Power
Н	Х	Х	Х	Not selected	Output high Z	Standby
L	Н	Н	L	Read RAM	Output data	Active
L	L	Н	Н	Write "1" RAM	Input data high	Active
L	L	Н	Н	Write "0" RAM	Input data low	Active
L	Н	L	L	Array recall	Output high Z	Active
L	L	L	Н	Software command	Input data	Active
L	Н	Н	Н	Output Disabled	Output high Z	Active
L	L	L	L	Not allowed	Output high Z	Active
L	Н	L	н	No operation	Output high Z	Active

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST

Input pulse levels	0V to 3V
Input rise and fall times	5ns
Input and output timing levels	1.5V

X20C16

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified)

Read Cycle Limits

		X20C -40 to	:16-35 +85°C	X20C	16-45	X20C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read cycle time	35		45		55		ns
t _{CE}	Chip enable access time		35		45		55	ns
t _{AA}	Address access time		35		45		55	ns
t _{OE}	Output enable access time		20		25		30	ns
t _{LZ} ⁽³⁾	Chip enable to output in low Z	0		0		0		ns
t _{OLZ} ⁽³⁾	Output enable to output in low Z	0		0		0		ns
t _{HZ} ⁽³⁾	Chip disable to output in high Z	0	15	0	20	0	25	ns
t _{OHZ} ⁽³⁾	Output disable to output in high Z	0	15	0	20	0	25	ns
t _{OH}	Output hold from address change	0		0		0		ns

Note: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured, with $C_L = 5pF$, from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outptus are no longer driven.

Read Cycle



Write Cycle Limits

		X20C16-35		X20C16-45		X20C16-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write cycle time	35		45		55		ns
t _{CW}	Chip enable to end of write input	30		35		40		ns
t _{AS}	Address setup time	0		0		0		ns
t _{WP}	Write pulse width	30		35		40		ns
t _{WR}	Write recovery time	0		0		0		ns
t _{DW}	Data setup to end of write	15		20		25		ns
t _{DH}	Data hold time	3		3		3		ns
t _{WZ} ⁽⁴⁾	Write Enable to output in high Z		15		20		25	ns
t _{OW} ⁽⁴⁾	Output active from end of write	5		5		5		ns
t _{OZ} ⁽⁴⁾	Output enable to output in high Z		15		20		25	ns

Note: (4) t_{WZ} , t_{OW} , t_{OZ} are periodically sampled and not 100% tested.

WE Controlled Write Cycle



X20C16

CE Controlled Write Cycle



ARRAY RECALL CYCLE LIMITS

		X20C16-35		X20C16-45		X20C16-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RCC}	Array recall cycle time		10		10		10	μs
t _{RCP} ⁽⁵⁾	Recall pulse width to initiate recall	0.6	1000	40	1000	50	1000	ns
t _{RWE}	WE setup time to NE	0		0		0		ns

Note: (5) The Recall Pulse Width (t_{RCP}) is a minimum time that \overline{NE} , \overline{OE} and \overline{CE} must be LOW simultaneously to insure data integrity, \overline{NE} and \overline{CE} .

Array Recall Cycle



Software Command Timing Limits

		X20C16-35		X20C16-45		X20C16-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{STO}	Store cycle time		5		5		5	ms
t _{SP} ⁽⁶⁾	Store pulse width	30		40		50		ns
t _{SPH}	Store pulse hold time	35		45		55		ns
t _{WC}	Write cycle time	35		45		55		ns
t _{AS}	Address setup time	0		0		0		ns
t _{AH}	Address hold time	0		0		0		ns
t _{DS}	Data setup time	15		20		25		ns
t _{DH}	Data hold time	3		3		3		ns
t _{SOE} ⁽⁷⁾	OE disable to store function	20		20		20		ns
t _{OEST} ⁽⁷⁾	Output enable from end of store	10		10		10		ns
t _{NHZ} ⁽⁷⁾	Nonvolatile enable to output in high Z		15		20		25	ns
t _{NES}	NE setup time	5		5		5		ns
t _{NEH}	NE hold time	5		5		5		ns

Notes: (6) The Store Pulse Width (t_{SP}) is a minimum time that \overline{NE} , \overline{WE} and \overline{CE} must be LOW simultaneously. (7) t_{SOE} , t_{OEST} and t_{NHZ} are periodically sampled and not 100% tested.

CE Controlled Software Command Sequence





WE Controlled Software Command Sequence

AUTOSTORE Feature

The AUTOSTORE feature automatically saves the contents of the X20C16's static RAM to the on-board bitfor-bit shadow EEPROM at power-down. This circuitry insures that no data is lost during accidental powerdowns or general system crashes, and is ideal for microprocessor caching systems, embedded software systems, and general system back-up memory. The AUTOSTORE instruction (EAS) to the SDP register sets the AUTOSTORE enable latch, allowing the X20C16 to automatically perform a store operation whenever V_{CC} falls below the AUTOSTORE threshold (V_{ASTH}). V_{CC} must remain above the AUTOSTORE Cycle End Voltage (V_{ASEND}) for the duration of the store cycle (t_{ASTO}). The detailed timing for this feature is illustrated in the AUTOSTORE timing diagram, below. Once the AUTOSTORE cycle is initiated, all other device func-tions are inhibited.

AUTOSTORE CYCLE Timing Diagrams



AUTOSTORE CYCLE LIMITS

		X20C16			
Symbol	Parameter	Min.	Max.	Unit	
t _{ASTO}	AUTOSTORE cycle time		2.5	ms	
V _{ASTH}	AUTOSTORE threshold voltage	4.0	4.3	V	
V _{ASEND}	AUTOSTORE cycle end voltage	3.5		V	

SDP (Software Data Protection)



SOFTWARE DATA PROTECTION COMMANDS

	Data	
EAS	Enable AUTOSTORE	CC[H]
RAS	Reset AUTOSTORE	CD[H]
SS	Software Store	33[H]

Store State Diagram





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



28-Lead Plastic, PDIP, Package Code P28

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH



NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. TOLERANCE: ±1% NLT ±0.005 (0.127)



32-Lead Plastic, PLCC, Package Code J32

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY



NOTES: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0.004 INCHES



1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

Ordering Information



LIMITED WARRANTY

©Xicor, Inc. 2001 Patents Pending

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

COPYRIGHTS AND TRADEMARKS

Xicor, Inc., the Xicor logo, E²POT, XDCP, XBGA, AUTOSTORE, Direct Write cell, Concurrent Read-Write, PASS, MPS, PushPOT, Block Lock, IdentiPROM, E²KEY, X24C16, SecureFlash, and SerialFlash are all trademarks or registered trademarks of Xicor, Inc. All other brand and product names mentioned herein are used for identification purposes only, and are trademarks or registered trademarks of their respective holders.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.