# RC96DPi and RC144DPi



# RC96DPi V.32/V.29 9600 bps and RC144DPi V.32 bis/V.17 14400 bps Desktop Data/Fax/Voice Modems

#### INTRODUCTION

The Rockwell RC96DPi and RC144DPi modems are high speed modem data pump families that support data rates up to 9600 or 14400 bps, fax operation up to 9600 or 14400 bps, and ADPCM voice coder/decoder, depending upon the model. The following models are available:

Model	Data	Fax	Voice
RC96DPi-D	9.6 kbps	None	No
RC96DPi	9.6 kbps	9.6 kbps	No
RCV96DPi	9.6 kbps	9.6 kbps	Yes
RC144DPi-D	14.4 kbps	None	No
RC144DPi	14.4 kbps	14.4 kbps	No
RCV144DPi	14.4 kbps	14.4 kbps	Yes

As a data modem, the modem can operate in 2-wire, full-duplex, synchronous/asynchronous modes at 14400 (RC144DPi family), 12000 (RC144DPi family), 9600, 7200, 4800, 2400, 1200, 600, 300, or 75 bps. Automode operates in accordance with EIA/TIA PN-2330 (Draft).

Internal HDLC support eliminates the need for an external serial input/output (SIO) device in the DTE for products incorporating error correction and T.30 protocols.

Facsimile models fully support Group 3 send and receive. The RCV96DPi and RCV144DPi models include a voice pass-through mode which allows the host to transmit and receive uncompressed audio signals. These models also include an Adaptive Differential Pulse Code Modulation (ADPCM) voice coder and decoder (codec). The full-duplex codec compresses and decompresses voice signals to allow efficient digital storage of voice messages. The codec operates at 28.8k, 21.6k, or 14.4k bps (4-bit, 3-bit, or 2-bit quantization, respectively) with a default 7.2 kHz programmable sample rate. Optional coder silence detection/deletion and decoder silence interpolation are included to achieve greater compression rates.

The modem operates over the public switched telephone network (PSTN) through the appropriate line termination.

The modem is packaged in a single 68-pin plastic leaded chip carrier (PLCC).

Offering small size, this modem data pump is ideal for desktop applications.


Additional information is provided in the RC96DPi and RC144DPi Modern Designer's Guide (Order No. 874).

# **FEATURES**

- · 2-wire full-duplex
  - -V.32 bis (RC144DPi family), V.32, V.22 b.↑, V.22, V.23, and V.21; Bell 212A and 103
- 2-wire half-duplex
  - -V.17 (RC144DPi and RCV144DPi), V.29, V.27 ter,
     V.26 bis, V.26 Alternative A, and V.21 channel 2
  - -Short train option in V.17 and V.27 ter
- Group 3 fax transmission/reception at 14400, 12000, 9600, 7200, 4800, or 2400 bps (model dependent)
- · Serial synchronous and asynchronous data
- Parallel synchronous and asynchronous data
- Parallel synchronous SDLC/HDLC support
- · In-band secondary channel
- · Digital near and far end echo cancellation
- · Bulk delay for satellite transmission
- · Auto-dial and auto-answer
- TTL and CMOS compatible DTE interface
  - -CCITT V.24 (EIA/RS-232-D) (data/control)
  - -Microprocessor bus (data/configuration/control)
- Integrated RAM
  - -No external echo canceller RAM required
- Internal hybrid
- Dynamic range: -43 dBm to -9 dBm
- · Compromise and automatic adaptive equalizers
- Voice pass-through mode (RCV96DPi/RCV144DPi)
- ADPCM voice mode (RCV96DPi/RCV144DPi)
- Adjustable speaker output to monitor received signal
- DTMF detection
- DMA support interrupt lines
- Two 8-byte FIFO data buffers for burst data transfer
- NRZI encoding/decoding
- · Automatic mode selection
- 511 pattern generation/detection
- · Diagnostic capability
- V.13 signalling
- V.54 inter-DCE signalling
- V.54 local analog and remote digital loopback
- +5VDC supply
  - -Normal mode: 700 mW (typical)
  - -Sleep mode: 10 mW (typical)
- Single 68-pin PLCC package

Data Sheet (Preliminary)

Order No. MD102 May 1993



RC96DPI/RC144DPI Modem In 68-Pin PLCC

# **TECHNICAL SPECIFICATIONS**

## **Configurations and Rates**

The selectable modem configurations, signaling rates, and data rates are listed in Table 1.

#### **Tone Generation**

The modem can generate single or dual voice-band tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of ± 0.01%. Tones over 3000 Hz are attenuated. DTMF tone generation allows the modern to operate as a programmable DTMF dialer.

### **Data Encoding**

The data encoding conforms to CCITT recommendation V.32 bis, V.32, V.17, V.29, V.27 ter, V.26 bis, V.26 Alternative A, V.22 bis, V.22, V.23, or V.21, or is compatible with Bell 212A or 103, depending on the configuration (see Table 1).

#### **Equalizers**

Equalization functions are provided that improve performance when operating over poor quality lines.

Compromise Equalizer: A digital finite impulse response (FIR) filter in the transmitter provides compromise equalization. The filter taps can be changed in DSP RAM for varying line conditions. The default equalizer tap coefficients compensate for 75% of the amplitude distortion of an EIAB line and for 100% of the group delay distortion of an EIA 2 line. The filter can be enabled or disabled (CEQ

Automatic Adaptive Equalizer: An automatic adaptive equalizer is provided in the receiver. The equalizer can be configured as either a T or a T/2 equalizer (EQT2 bit).

NOTE: Bit notations refer to data, control, and/or status bits in the modern interface memory (see page 13).

# **Transmitted Data Spectrum**

When the compromise equalizer is disabled, the transmitter spectrum is shaped by raised cosine filter functions as follows:

Configuration V.32 bis/V.32, V.17, V.29 V.27 ter, V.26 V.22 bis/V.22, Bell 212A

**Raised Cosine Filter Function** Square root of 12.5% Square root of 50%

Square root of 75%

Table 1. Configurations, Signaling Rates and Data Rates

		Carrier Frequency (Hz)	Data Rate	Baud	Bits per	Symbol	
Configuration	Modulation <sup>1</sup>	±0.01%	(bps) ±0.01%	(Symbols/Sec.)	Data	TCM	Constellation Points
V.32 bis 14400 TCM <sup>2</sup>	TCM	1800	14400	2400	6	1	128
V.32 bis 12000 TCM <sup>2</sup>	ТСМ	1800	12000	2400	5	1	64
V.32 bis 9600 TCM <sup>2</sup>	TCM	1800	9600	2400	4	1	32
V.32 bis 7200_TCM <sup>2</sup>	TCM	1800	7200	2400	3	1	16
V.32 bis 4800 <sup>2</sup>	QAM	1800	4800	2400	2	0	4
V.32 9600 TCM	TCM	1800	9600	2400	4	1	32
V.32 9600	QAM	1800	9600	2400	4	0	16
V.32 4800	QAM	1800	4800	2400	2	Ó	4
V.17 14400 TCM/V.33 <sup>3</sup>	ТСМ	1700 or 1800	14400	2400	6	1	128
V.17 12000 TCM/V.33 <sup>3</sup>	TCM	1700 or 1800	12000	2400	5	1	64
V.17 9600 TCM <sup>3</sup>	TCM	1700 or 1800	9600	2400	4	1	32
V.17 7200 TCM <sup>3</sup>	TCM	1700 or 1800	7200	2400	3	1	16
V.29 9600 <sup>4</sup>	QAM	1700	9600	2400	4	0	16
V.29 7200 <sup>4</sup>	QAM	1700	7200	2400	3	ō	8
V.29 4800 <sup>4</sup>	QAM	1700	4800	2400	2	ō	4
V.27 4800 <sup>4</sup>	DPSK	1800	4800	1600	3	0	8
V.27 2400 <sup>4</sup>	DPSK	1800	2400	1200	2	0	4
V.26 bis 2400	DPSK	1800	2400	1200	2	0	4
V.26 bis 1200	DPSK	1800	1200	1200	1	ŏ	4
V.26 A 2400	DPSK	1800	2400	1200	2	0	4
V.22 bis 2400	QAM	1200/2400	2400	600	4	0	16
V.22 bis 1200	DPSK	1200/2400	1200	600	2	Ō	4
V.22 1200	DPSK	1200/2400	1200	600	2	0	4
V.22 600	DPSK	1200/2400	600	600	1	ō	4
Bell 212A	DPSK	1200/2400	1200	600	2	0	4
Bell 103	FSK	1170/2125	0-300	300	1	0	_
V.23 1200/75	FSK	1700/420	1200/75	1200	1	0	
V.21	FSK	1080/1750	0-300	300	1	0	_
V.21 Channel 24	FSK	1750	300	300	1	ŏ	_
Tone Transmit	_	-	_	_	_	_	_

Notes:

- 1. Modulation legend: TCM: Trellis-Coded Modulation
  - FSK: Frequency Shift Keying

QAM: Quadrature Amplitude Modulation DPSK: Differential Phase Shift Keying

- 2. 14400 bps models only.
- 3. 14400 bps models with fax support only.
- 4. Models with fax support only.

MD102C1

## RTS - CTS Response Time

The response times of CTS relative to a corresponding transition of RTS are listed in Table 2.

#### Transmit Level

The transmitter output level is selectable from 0 dBm to -15 dBm in 1 dB steps and is accurate to  $\pm 0.5$  dB when used with an external hybrid. The output level can also be fine tuned to a value within a 1 dB step by changing a gain constant in RAM. The maximum V.32/V.32 bis transmit level for acceptable receive performance should not exceed -9 dBm.

## **Transmitter Timing**

Transmitter timing is selectable between internal (±0.01%), external, or slave.

# Scrambler/Descrambler

A self-synchronizing scrambler/descrambler is used in accordance with the selected configuration.

#### **Answer Tone**

The modem generates a 2100 Hz answer tone for 3.6 seconds at the beginning of the answer handshake when the NV25 bit is a zero (V.32 bis, V.32, V.22 bis, V.22, V.23, and V.21). The V.32 bis/V.32 answer tone has 180° phase reversals every 0.45 second to disable network echo cancellers.

#### Receive Level

The modem satisfies performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog (RXA) input.

Table 2. RTS-CTS Response Time

	RTS-CT	S Response <sup>1</sup>	
Configuration	Constant Carrier	Controlled Carrier	Turn-Off Sequence <sup>3</sup>
V.32 bis, V.32	≤ 2 ms	N/A	N/A
V.33/V.17 Long	N/A	1393 ms <sup>2</sup>	15 ms <sup>4</sup>
V.33/V.17 Short	N/A	142 ms <sup>2</sup>	15 ms <sup>4</sup>
V.29	N/A	253 ms <sup>2</sup>	12 ms
V.27 4800 Long	N/A	708 ms <sup>2</sup>	7 ms <sup>4</sup>
V.27 4800 Short	N/A	50 ms <sup>2</sup>	7 ms <sup>4</sup>
V.27 2400 Long	N/A	943 ms <sup>2</sup>	10 ms <sup>4</sup>
V.27 2400 Short	N/A	67 ms <sup>2</sup>	10 ms <sup>4</sup>
V.26	N/A	60 ms	10 ms
V.22 bis, V.22, Bell 212A	≰ 2 ms	270 ms	N/A
V.21	500 ms	500 ms	N/A
V.23, Bell 103	210 ms	210 ms	N/A

#### Notes:

- Times listed are CTS turn-on. The CTS OFF-to-ON response time is host programmable in DSP RAM.
- Add echo protector tone duration plus 20 ms when echo protector tone is used during turn-on.
- Turn-off sequence consists of transmission of remaining data and scrambled ones for controlled carrier operation. CTS turnoff is less than 2 ms for all configurations.
- 4. Plus 20 ms of no transmitted energy.
- 5. N/A = not applicable.

#### **Receiver Timing**

The timing recovery circuit can track a frequency error in the associated transmit timing source of  $\pm 0.035\%$  (V.22 bis) or  $\pm 0.01\%$  (other configurations).

#### **Carrier Recovery**

The carrier recovery circuit can track a ±7 Hz frequency offset in the received carrier with less than a 0.2 dB degradation in bit error rate (BER).

## Clamping

Received Data (RXD) is clamped to a constant mark whenever the Received Line Signal Detector (RLSD) is off. RLSD can be clamped off (RLSDE bit).

## **Echo Canceller**

A data echo canceller with near-end and far-end echo cancellation is included for 2-wire full-duplex V.32 bis/V.32 operation. The combined echo span of near and far cancellers is 35.8 ms. The proportion allotted to each end is automatically determined by the modem. The delay between near-end and far-end echoes can be up to 1.25 seconds. The canceller can compensate for  $\pm$  7 Hz frequency offset in the far-end echo. The echo canceller error signal may be monitored through modem interface memory.

## **ADPCM Voice Mode**

**Transmit Voice.** 16-bit compressed transmit voice can be sent to the modem ADPCM codec for decompression then to the digital-to-analog converter (DAC) by the host.

**Receive Voice.** 16-bit received voice samples from the modem analog-to-digital converter (ADC) can be sent to the ADPCM codec for compression, and then be read by the host.

#### Voice Pass-Through Mode

**Transmit Voice.** 16-bit transmit voice samples can be sent to the modern DAC from the host.

**Receive Voice.** 16-bit received voice samples from the modem ADC can be read by the host.

#### **Data Formats**

#### Serial Synchronous Data

Data rate: 14400, 12000, 9600, 7200, 4800, 2400,

1200, 600, or 300 bps ±0.01%.

Selectable clock: Internal, external, or slave.

# Serial Asynchronous Data

Data rate: 14400, 12000, 9600, 7200, 4800, 2400,

1200, or 600 bps +1% (or +2.3%), -2.5%;

0-300 bps (V.21 and Bell 103);

1200/75 bps (V.23).

Bits per character: 7, 8, 9, 10, or 11.

# RC96DPi and RC144DPi

#### Parallel Synchronous Data

Normal sync: 8-bit data for transmit and receive

Data rate: 14400, 12000, 9600, 7200, 4800, 2400,

1200, 600, or 300 bps ±0.01%.

SDLC/HDLC support:

Transmitter: Flag generation, 0 bit stuffing,

CCITT CRC-16 or CRC-32 generation.

Receiver: Flag detection, 0 bit un-stuffing,

CCITT CRC-16 or CRC-32 checking.

#### Parallel Asynchronous Data

Data rate: 14400, 12000, 9600, 7200, 4800, 2400,

1200, or 600 bps +1% (or 2.3%), -2.5%;

1200, 300, or 75 bps (FSK).

Data bits per character: 5, 6, 7, or 8.

Parity generation/checking: Odd, even, or 9th data bit.

## Async/Sync and Sync/Async Conversion

An asynchronous-to-synchronous converter is provided in the transmitter and a synchronous-to-asynchronous converter is provided in the receiver. The converters operate in both serial and parallel modes. The asynchronous character format is 1 start bit, 5 to 8 data bits, an optional parity bit, and 1 or 2 stop bits. Valid character size, including all bits, is 7, 8, 9, 10, or 11 bits per character. Two ranges of signaling rates are provided:

- Basic range: +1% to -2.5%
- Extended overspeed range: +2.3% to -2.5%

When the transmitter's converter is operating at the basic signaling rate, no more than one stop bit will be deleted per 8 consecutive characters. When operating at the extended rate, no more than one stop bit will be deleted per 4 consecutive characters. Break handling is performed as described in V.14.

## V.54 Inter-DCE Signalling

V.54 inter-DCE signalling procedures in synchronous and asynchronous configurations are supported. Transmission and detection of the preparatory, acknowledgment, and termination phases as defined in V.54 are provided. Three control bits allow the host to send the appropriate bit patterns (V54T, V54A, and V54P bits). Three other control bits are used to enable one of three bit pattern detectors (V54TE, V54AE, and V54PE bits). A status bit indicates when the selected pattern detector has found the corresponding bit pattern (V54DT bit).

# V.13 Remote RTS Signalling

V.13 remote RTS signalling is supported. Transmission and detection of signalling bit patterns in response to a change of state in the RTS bit or the RTS input signal are provided. The RRTSE bit enables V.13 signalling. The RTSDE bit enables detection of V.13 patterns. The RTSDT status bit indicates the state of the remote RTS signal. This feature may be used to clamp/unclamp the local RLSD and RXD signals in response to a change in the remote RTS signal in order to simulate controlled carrier operation

MD102C1

in a constant carrier environment. The modem automatically clamps and unclamps RLSD.

# **Auto-Dialing and Auto-Answering Control**

The host can perform auto-dialing and auto-answering. These functions include DTMF or pulse dialing, ringing detection and a comprehensive supervisory tone detection scheme. The major parameters are host programmable.

#### Supervisory Tone Detection

Three parallel tone detectors (A, B, and C) are provided for supervisory tone detection. The signal path to these detectors is separate from the main received signal path. Therefore, the tone detect signal does not pass through the highpass section of the analog receive bandpass filter, enabling the tone detection to be largely independent of the receiver status.

The detection bandwidth depends on the configuration:

Receiver Configuration	<b>Detection Bandwidth</b>
V.32 bis, V.32, V.17, V.29	0-3400 Hz
V.27 ter, V.26, V.23	
V.22 bis, V.22, Bell 212A, Bell 103 Origin	nate 0–2800 Hz
V.22 bis, V.22, Bell 212A, Bell 103 Answ	er 0–1700 Hz
V.21 Originate	0-2200 Hz
V.21 Answer	0-1300 Hz

Each tone detector consists of two cascaded second order IIR biquad filters. The coefficients are host programmable. Each fourth order filter is followed by a level detector which has host programmable turn-on and turn-off thresholds allowing hysteresis. Tone detector C is preceded by a prefilter and squarer. This circuit is useful for detecting a tone with frequency equal to the difference between two tones that may be simultaneously present on the line. The squarer may be disabled by the SQDIS bit causing tone detector C to be an eighth order filter. The tone detectors are disabled in data mode.

#### Supervisory Tone Detectors, Default Characteristics

The default bandwidths and thresholds of the tone detectors are as follows:

Tone Detector	Bandwidth	Turn-On Threshold	Turn-Off Threshold
Α	245 - 650 Hz	-25 dBm	-31 dBm
В	360 - 440 Hz	−25 dBm	-31 dBm
C Prefilter	0 – 500 Hz	N/A	N/A
С	50 – 110 Hz	*	*

<sup>\*</sup>Tone Detector C will detect a difference tone within its bandwidth when the two tones present are in the -1 dBm to -26 dBm range.

#### **Auto Mode Selection**

When enabled, the modern will determine the communication standard supported by the remote modern and configure itself according. Configurations supported are: V.32 bis, V.32, V.22 bis, V.22, Bell 212A, Bell 103, V.23, and V.21.

#### **DTMF Detection**

A DTMF tone pair can be detected and a corresponding code loaded into interface memory for access by the host (DTMFD and DTMFW bits). The 0–9, A–D, \*, and # digits are supported. The received DTMF signal must be at least 6 dB above the local voice echo if DTMF detection is used while transmitting voice.

# 511 Pattern Generation/Detection

In a synchronous mode, a 511 pattern can be generated and detected (S511 bit). Use of this bit pattern during self test eliminates the need for external test equipment.

### In-Band Secondary Channel

A full duplex in-band secondary channel is provided in V.32 bis/V.32 modes (except 4800 bps). Control bit SECEN enables and disables the secondary channel operation. The secondary channel operates in parallel data mode with independent transmit and receive interrupts and data buffers. The main channel may operate in parallel or serial mode. The secondary channel data rate is 150 bps. The rate is host programmable.

# Transmit and Receive FIFO Data Buffers

Two 8-byte first-in first out (FIFO) data buffers allow the DTE/host to rapidly output up to 9 bytes of transmit data and input up to 9 bytes of accumulated received data. The receiver FIFO is always enabled. The transmitter FIFO is enabled by the FIFOEN control bit. TXHF and RXHF bits indicate the corresponding FIFO buffer half full (4 or more bytes loaded) status. TXFNE and RXFNE bits indicate the corresponding FIFO buffer not empty status. An interrupt mask register allows an interrupt request to be generated whenever the TXFNE, RXFNE, RXHF, or TXHF status bit changes state.

#### **DMA Support Interrupt Request Lines**

DMA support is available in synchronous, asynchronous and HDLC parallel data modes. Control bit DMAE enables and disables DMA support. When DMA support is enabled, the modem RI and DSR lines are assigned to Transmitter Request (TXRQ) and Receiver Request (RXRQ) hardware output interrupt request lines, respectively. The TXRQ and RXRQ signals follow the assertion of the TDBE and RDBF interrupt bits thus allowing the DTE/host to respond immediately to the interrupt request without masking out status bits to determine the interrupt source.

#### NRZI Encoding/Decoding

NRZI data encoding/decoding may be selected in synchronous and HDLC modes instead of the default NRZ (control bit NRZIEN). In NRZ encoding, a 1 is represented by a high level and a 0 is represented by a low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level.

#### **CCITT CRC-32 Support**

CCITT CRC-32 generation/checking may be selected in HDLC mode using DSP RAM access instead of the default CCITT CRC-16.

#### **Caller ID Demodulation**

Caller ID information can be demodulated in V.23 1200 receive configuration and presented to the host/DTE in serial (TXD) and parallel (RBUFFER) form.

#### Telephone Line Interface

**Line Transformer Interface:** Internal differential drivers allow direct connection to the line transformer.

V.32 bis/V.32 places high requirements upon the DAA. V.32 bis/V.32 uses the same bandwidth for transmission of data in both directions. Any non-linear distortion generated by the DAA in the transmit direction (known as near-end echo) cannot be canceled by the modem's echo canceller and interferes with data reception. The designer must, therefore, ensure that the total harmonic distortion due to near-end echo at the RXA input to the modem is at least 30 dB below the minimum level of received signal at the same point.

**Relay Control:** Direct control of the off-hook and talk/data relays is provided. Internal relay drivers allow direct connection to the off-hook and talk/data relays. The talk/data relay output can optionally be used for pulse dial.

## Speaker Interface

A SPKR output is provided with on/off and volume control logic incorporated in the modem, requiring only an external amplifier to drive a loudspeaker.

#### **General Specifications**

The power and environmental requirements are listed in Tables 3 and 4, respectively.

Table 3. Modem Power Requirements

Mode	Typ. Current @ 25°C	Max. Current @ 0°C
Normal	140 mA	176 mA
Sleep	2 mA	2.4 mA

#### Notes:

- 1.  $V_{IN} = 5.V \pm 5\%$ .
- Input voltage ripple ≤ 0.1 Vp-p (digital signals);
   ≤ 0.2 Vp-p (analog signals).

Table 4. Modem Environmental Specifications

	•
Parameter	Specification
Temperature	
Operating	0°C to + 70°C (32°F to 158° F)
Storage	- 40°C to + 80°C (-40°F to 176°F)
Relative Humidity	Up to 90% noncondensing, or a
	wet bulb temperature up to 35°C,
	whichever is less.
Altitude	- 200 feet to +10.000 feet

# HARDWARE INTERFACE SIGNALS

A functional interconnect diagram showing the typical modem connection in a system is illustrated in Figure 1.

In Figure 1, any point that is active low is represented by a small circle at the signal point.

Edge triggered inputs are denoted by a small triangle (e.g., TDCLK). Active low signals are overscored (e.g., RESET).

A clock intended to activate logic on its rising edge (low-to-high transition) is called active low (e.g., RDCLK), while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high (e.g., TDCLK). When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The pin assignments for the modern packaged in a single 68-pin PLCC are listed in Table 5 and are shown in Figure 2.

The modem hardware interface signals are described in Table 6.

The digital interface characteristics are defined in Table 7. The analog interface characteristics are defined in Table 8.

The absolute maximum ratings are defined in Table 9.




Figure 1. Modem Functional Interconnect Diagram

MD102C2

Table 5. Modem Pin Assignments - 68-Pin PLCC

Pin	Signal Label	Туре	Interface
1	VREG <sup>3</sup>	MI	To GND thru 0.1 μF (Optional)
2	DSP_RESET	MI	Output to RES
3	IA CLKIN	MI	Output to CLKIN
4	DSP_IRQ	MI	Input from IRQ
5	RI RI	OA	DTE Serial Interface
6	RD	IA	Line Interface
7	RTS	IA	DTE Serial Interface
8	IRQ	OA	Host Parallel Interface
9	D1	IA/OA	Host Parallel Interface
10	DGND1	GND	riost i aranci interiace
11	+5VD1	PWR	
12	XTLI	1	Crystal/Clock Circuit
13	XTLO	ò	Crystal/Clock Circuit
14	DO	IA/OA	Host Parallel Interface
15	D2	IA/OA	Host Parallel Interface
16	D3	IA/OA	Host Parallel Interface
17	D5	IA/OA	Host Parallel Interface
18	D7	IA/OA	Host Parallel Interface
19	DGND2	GND	Troot Caramor Into Saco
20	RS0	IA	Host Parallel Interface
21	+5VA	PWR	1100(1 draile) interiace
22	AGND1	GND	
23	RIN	I(DA)	Line Interface
24	VC	MI	To GND through capacitors
25	VREF	MI	To VC through capacitors
26	TXA2	O(DD)	Line Interface
27	TXA1	O(DD)	Line Interface
28	TALK	ÒD	Line Interface
29	SPKR	O(DF)	Speaker Circuit
30	AGND2	GND	'
31	OHRC	OD	Line Interface
32	POR	MI	Connect to RESET
33	CLKIN	MI	Output from IA_CLKIN
34	DTR	IA	DTE Serial Interface
35	RXD	OA	DTE Serial Interface
36	+5VD2	PWR	
37	CTS	OA	DTE Serial Interface
38	ĪRQ	MI	Output to DSP_IRQ
39	RES	MI	Input from DSP_RESET
40	DGND3	GND	
41	+5VD3	PWR	
42	RXOUT	MI	NC
43	DGND4	GND	
44	RMODE	MI	Connect to TMODE
45	TMODE	MI	Connect to RMODE
46	EYESYNC	OA	Eye Pattern Test Circuit
47	EYECLK	OA	Eye Pattern Test Circuit
48	EYEXY	OA	Eye Pattern Test Circuit
49	TXDAT	MI	NC .
50	TDCLK	OA	DTE Serial Interface
51	RLSD	OA	DTE Serial Interface
52	RDCLK	OA	DTE Serial Interface
53	GP0	MI	Connect to EYESYNC
54	XTCLK	IA	DTE Serial Interface
55	DGND5	GND	
56	+5VD4	PWR	DEC CONTRACT
57	TXD	IA OA	DTE Serial Interface
58	DSR	OA	DTE Serial Interface
59	RESET	OA	Host Parallel Interface

Table 5. Modem Pin Assignments - 68-Pin PLCC (Cont'd)

Pin	Signal Label	Туре	Interface
60	READ	IA	Host Parallel Interface
61	WRITE	ΪA	Host Parallel Interface
62	<del>cs</del>	IA	Host Parallel Interface
63	RS4	iΑ	Host Parallel Interface
64	RS3	IA	Host Parallel Interface
65	RS2	IA	Host Parallel Interface
66	RS1	IA	Host Parallel Interface
67	D6	IA/OA	Host Parallel Interface
68	D4	IA/OA	Host Parallel Interface
<del></del>	L		l

## Notes:

- 1. I/O types:
  - MI = Modem interconnect.

Digital input (IA, IB, etc.) and output (OA, OB, etc.).

Analog input [I(DA)] and output [O(DD), O(DF), etc.].

- 2. NC = No external connection.
- 3. VREG pin can be NC; capacitor connection required for compatibility with future products.




Figure 2. Modem Pin Assignments- 68-Pin PLCC

MD102C2

Table 6. Hardware Interface Signal Definitions

Label	I/O Type	Signal/Definition
		OVERHEAD SIGNALS
XTLI XTLO	I 0	Crystal In and Crystal Out. The modem must be connected to an external crystal circuit consisting of a 35.2512 MHz crystal, three capacitors, and an inductor, or to a square wave generator/sine wave oscillator.
RESET	IA	Reset. RESET low holds the modem in the reset state. RESET going high releases the modem from the reset state and initiates normal operation using power turn-on (default) values. The modem is ready to use 500 ms after the low-to-high transition of RESET.
+5VD	PWR	+ 5V Digital Supply. +5V ± 5%.
+5VA	PWR	+ 5V Analog Supply. +5V $\pm$ 5%.
DGND	GND	Digital Ground. Connect to ground.
AGND	GND	Analog Ground. Connect to ground.
		MICROPROCESSOR BUS
		Address, data, control, and interrupt hardware interface signals allow modem connection to an 8086-compatible microprocessor bus. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors such as the 6502, 8086 or 68000. The microprocessor interface allows a host processor to change modem configuration, read or write channel and diagnostic data, and supervise modem operation by writing control bits and reading status bits.
D0-D7	IA/OB	<b>Data Lines.</b> Eight bidirectional data lines (D0–D7) provide parallel transfer of data between the host and the modem. The most significant bit is D7. Data direction is controlled by the Read Enable and Write Enable signals.
RS0-RS4	IA	Register Select Lines. The five active high register select lines (RS0–RS4) address interface memory registers within the modem interface memory. These lines are typically connected to the five least significant lines (A0–A4) of the address bus.
;		The modern decodes RS0 through RS4 to address one of 32 internal interface memory registers (00–1F). The most significant address bit is RS4 while the least significant address bit is RS0. The selected register can be read from or written into via the 8-bit parallel data bus (D0–D7). The most significant data bit is D7 and the least significant data bit is D0.
CS	IA	<b>Chip Select.</b> $\overline{CS}$ selects the modem for microprocessor bus operation. $\overline{CS}$ is typically generated by decoding host address bus lines.
READ WRITE	IA IA	Read Enable and Write Enable. During a read cycle (READ asserted), data from the selected interface memory register is gated onto the data bus by means of three-state drivers in the modem. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.
		During a write cycle (WRITE asserted), data from the data bus is copied into the selected modem interface memory register, with high and low bus levels representing one and zero bit states, respectively.
IRQ	OA	Interrupt Request. The modem IRQ output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in the modem interface memory to indicate immediate change of conditions. The use of IRQ is optional depending upon modem application.
		The IRQ output is driven by a TTL-compatible CMOS driver.

Table 6. Hardware Interface Signal Definitions (Cont'd)

Label	I/O Type	Signal/Definition
1 1		V.24 SERIAL INTERFACE
		Timing, data, control, and status signals provide a V.24-compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within a printed circuit board, stand-alone modem enclosures, or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA/RS-232-D voltage levels.
TXD	IA	<b>Transmitted Data.</b> The modem obtains serial data to be transmitted from the local DTE on the Transmitted Data (TXD) input.
RXD	OA	Received Data. The modem presents received serial data to the local DTE on the Received Data (RXD) output.
RTS	IA	Request to Send. Activating (RTS) causes the modem to transmit data present on TXD when CTS becomes active. The RTS pin is logically ORed with the RTS bit.
CTS	OA	Clear To Send. CTS active indicates to the local DTE that the modem will transmit any data present on TXD. CTS response times from an active condition of RTS are shown in Table 2.
RLSD	OA	Received Line Signal Detector. RLSD active indicates to the local DTE that energy above the receive level threshold is present on the receiver input, and that the energy is not a training sequence.
		One of four RLSD receive level threshold options can be selected (RTH bits). A minimum hysteresis action of 2 dB exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis action are measured with a modulated signal applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than —43 dBm. The RLSD on and off thresholds are host programmable in DSP RAM.
DTR	IA	Data Terminal Ready. In V.32 bis, V.32, V.22 bis, V.22, or Bell 212A configuration, activating DTR initiates the handshake sequence, provided that the DATA bit is a 1. If in answer mode, the transmitter will immediately send answer tone.
		In V.21, V.23, or Bell 103 configuration, activating DTR causes the modem to enter the data state provided that the DATA bit is a 1. If in answer mode, the transmitter will immediately send answer tone. In these modes, if controlled carrier is enabled, carrier is controlled by RTS.
		During the data mode, deactivating DTR causes the transmitter and receiver to turn off and return to the idle state.
		The DTR input and the DTR control bit are logically ORed.
DSR	OA	Data Set Ready. DSR ON indicates that the modem is in the data transfer state. DSR OFF indicates that the DTE is to disregard all signals appearing on the interchange circuits except Ring Indicator (RI). DSR is OFF when the modem is in a test mode (i.e., local analog or remote digital loopback).
		The DSR status bit reflects the state of the DSR output.
RI	OA	Ring Indicator. RI output follows the ringing signal present on the line with a low level (0V) during the ON time, and a high level (+5V) during the OFF time coincident with the ringing signal.
		The RI status bit reflects the state of the RI output.
TDCLK	OA	Transmit Data Clock. The modem outputs a synchronous Transmit Data Clock (TDCLK) for USRT timing. The TDCLK frequency is the data rate (±0.01%) with a duty cycle of 50 ±1%. The TDCLK source can be internal, external (input on XTCLK) or slave (to RDCLK) as selected by TXCLK bits in interface memory.
XTCLK	IA	External Transmit Clock. In synchronous communication, an external transmit data clock can be connected to the modem XTCLK input. The clock supplied at XTCLK must exhibit the same characteristics as TDCLK. The XTCLK input is then reflected at the TDCLK output.
RDCLK	OA	Receive Data Clock. The modern outputs a synchronous Receive Data Clock (RDCLK) for USRT timing. The RDCLK frequency is the data rate (±0.01%) with a duty cycle of 50 ±1%. The RDCLK low-to-high transitions coincide with the center of the received data bits.

Table 6. Hardware Interface Signal Definitions (Cont'd)

DF)	LINE INTERFACE  Transmit Analog 1 and 2. The TXA1 and TXA2 outputs are differential outputs 180 degrees out of phase with each other. The output characterics are the same as an 1458 type op amp.  Receive Analog. RIN is a single-ended receive data input from the telephone line interface or an optional external hybrid circuit. The input impedance is > 70k ohms.  Ring Detect. The RD input is monitored for pulses in the range of 15 Hz to 68 Hz. The frequency detection range may be changed by the host in DSP RAM. The circuit driving RD should be a 4N35 optoisolator or equivalent. The circuit driving RD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the Ri output signal as well as the RI bit.  Off-Hook Relay Control. The OHRC output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). OHRC is controlled by the RA bit in interface memory.  In a typical application, OHRC is connected to the normally open Off-Hook relay. In this case, OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output re
DA)	of phase with each other. The output characterics are the same as an 1458 type op amp.  Receive Analog. RIN is a single-ended receive data input from the telephone line interface or an optional external hybrid circuit. The input impedance is > 70k ohms.  Ring Detect. The RD input is monitored for pulses in the range of 15 Hz to 68 Hz. The frequency detection range may be changed by the host in DSP RAM. The circuit driving RD should be a 4N35 optoisolator or equivalent. The circuit driving RD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the RI output signal as well as the RI bit.  Off-Hook Relay Control. The OHRC output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). OHRC is controlled by the RA bit in interface memory.  In a typical application, OHRC is connected to the normally open Off-Hook relay. In this case, OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	Ring Detect. The RD input is monitored for pulses in the range of 15 Hz to 68 Hz. The frequency detection range may be changed by the host in DSP RAM. The circuit driving RD should be a 4N35 optoisolator or equivalent. The circuit driving RD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the RI output signal as well as the RI bit.  Off-Hook Relay Control. The OHRC output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). OHRC is controlled by the RA bit in interface memory.  In a typical application, OHRC is connected to the normally open Off-Hook relay. In this case, OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	detection range may be changed by the host in DSP RAM. The circuit driving RD should be a 4N35 optoisolator or equivalent. The circuit driving RD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the RI output signal as well as the RI bit.  Off-Hook Relay Control. The OHRC output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). OHRC is controlled by the RA bit in interface memory.  In a typical application, OHRC is connected to the normally open Off-Hook relay. In this case, OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	mum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). OHRC is controlled by the RA bit in interface memory.  In a typical application, OHRC is connected to the normally open Off-Hook relay. In this case, OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	OHRC active closes the relay to connect the modem to the telephone line.  Talk/Data Relay Control. The TALK output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	mum resistance of 360 ohms and having a must-operate voltage of no greater than 4.0 Vdc. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). TALK is controlled by the RB bit in interface memory.  In a typical application, TALK is connected to the normally closed Talk/Data relay. In this case, TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	TALK active opens the relay to disconnect the handset from the telephone line.  SPEAKER INTERFACE  Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
DF)	Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR
	turned off, the SPKR output is clamped to the voltage at the VC pin. The SPKR output can drive an impedance as low as 300 ohms. In a typical application, the SPKR output is an input to an external LM386 audio power amplifier. The output characterics are the same as an 1458 type op amp.
	DIAGNOSTIC SIGNALS
	Three signals provide the timing and data necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.
	Serial Eye Pattern X/Y Output. EYEXY is a serial output containing two 15-bit diagnostic words (EYEX and EYEY) for display on the oscilloscope X axis (EYEX) and Y axis (EYEY). EYEX is the first word clocked out; EYEY follows. Each word has 8-bits of significance. Each 15-bit data word is shifted out most significant bit first with the seven most significant bits set to zero. EYEXY is clocked by the rising edge of EYECLK. This serial digital data must be converted to parallel digital form by a serial-to-parallel converter and then to analog form by two digital-to-analog (D/A) converters.
	<b>Serial Eye Pattern Clock.</b> EYECLK is a 288 kHz output clock for use by the serial-to-parallel converters. The low-to-high transitions of RDCLK coincide with the low-to-high transitions of EYECLK, therefore, can be used as a receiver multiplexer clock.
	Serial Eye Pattern Strobe. EYESYNC is a strobe for loading the D/A converters.
•	

Table 7. Digital Interface Characteristics

				Man	Units	Test Conditions
Parameter	Symbol	Min.	Тур.	Max.	Units	18st Conditions
Input High Voltage	ViH				Vdc	
Types IA and IB		2.0	_	Vcc		
Type ID		0.8(V <sub>CC</sub> )	-	Vcc		
Input High Current	liн	-	_	40	μА	V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 5.25V
Input Low Voltage	V <sub>IL</sub>	0.3		0.8	Vdc	
Input Low Current	lı∟	-	_	400	μΑ	V <sub>CC</sub> = 5.25V
Input Leakage Current	lin	_	_	±2.5	μΑ	V <sub>IN</sub> = 0 to +5V, V <sub>CC</sub> = 5.25V
Output High Voltage	Voн				Vdc	
Type OA		3.5	-	_	]	ILOAD = 100 μA
Type OD		_	-	Vcc		I <sub>LOAD</sub> = 0 mA
Output Low Voltage	VoL				Vdc	
Type OA		- 1	_	0.4		I <sub>LOAD</sub> = 1.6 mA
Type OB	Ì	-	_	0.4		I <sub>LOAD</sub> = 0.8 mA
Type OD		_		0.75		I <sub>LOAD</sub> = 15 mA
Three-State Input Current (Off)	ITSI	-		±10	μА	V <sub>IN</sub> = 0.4 to V <sub>CC</sub> -1
Power Dissipation	PD				mW	
Normal mode	1	_	700	-		I = 140 mA, V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C
		-	-	925		l = 176 mA,V <sub>CC</sub> = 5.25V, T <sub>A</sub> = 0°C
Sleep mode		_	10	_		I = 2 mA,V <sub>CC</sub> = 5.0V, T <sub>A</sub> = 25°C
•		_	_	12.6		I = 2.4 mA, V <sub>CC</sub> = 5.25V, T <sub>A</sub> = 0°C

**Table 8. Analog Characteristics** 

Name	Туре	Characteristic	Value		
RIN	l (DA)	Input Impedance Voltage Range	> 70K Ω 2.5 ±1.6 V		
TXA1, TXA2	O (DD)	Minimum Load Maximum Capacitive Load Output Impedance Output Voltage D.C. Offset	300 Ω 0.01 μF 10 Ω 2.5 ± 1.6 V < 200 mV		
SPKR	O (DF)	Minimum Load Maximum Capacitive Load Output Impedance Output Voltage D.C. Offset	$\begin{array}{c} 300 \ \Omega \\ 0.01 \ \mu F \\ 10 \ \Omega \\ 2.5 \pm 1.6 \ V \\ < 20 \ mV \end{array}$		

Table 9. Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0	V
Input Voltage	VIN	-0.5 to +5VD +0.5	V
Analog Inputs	VIN	-0.3 to +5VA + 0.3	V
Voltage Applied to Outputs in High Impedance (Off) State	VHZ	-0.5 to +5VD + 0.5	V
DC Input Clamp Current	łк	±20	mA
DC Output Clamp Current	Іок	±20	mA
Static Discharge Voltage (25°C)	VESD	±3000	V
Latch-up Current (25°C)	ITRIG	±200	mA
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	TSTG	-55 to +125	°C

# SOFTWARE INTERFACE

Modem functions are implemented in firmware executing in the modem DSP.

## **INTERFACE MEMORY**

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 3). Each register can be read from, or written into, by both the host and the DSP. The host communicates with the Modem (DSP) interface memory via the microprocessor bus.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through the interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Table 10 defines the individual bits in the interface memory. Bits in the interface memory are referred to using the format Z:Q. The register number is specified by Z (00 through 1F) and the bit number by Q (0 through 7; 0 = LSB).

	1	Bit											
Register	7	6	5	4	3	2	1	0					
1F	NSIA	NCIA	_	NSIE	NEWS	NCIE		NEWC					
1E	TDBIA	RDBIA	TDBIE		TDBE	RDBIE	_	RDBF					
1D	MEACC	MEACC — MEMW MEMCR MEMORY ACCESS ADDR HIGH B-8 (MEADDH)											
1C			MEMO	RY ACCESS A	DDR LOW 7-0	(MEADDL)							
1B	EDET	DTDET	OTS	DTMFD		DTMF	W						
1A	SFRES	RIEN	RION	DMAE		SCOBF	SCIBE	SECEN					
19			MEMO	RY ACCESS I	DATA MSB F-8	B (MEDAM)							
18			MEM	ORY ACCESS	DATA LSB 7-0	(MEDAL)							
17		SECONDA	ARY TRANSM	IT BUFFER (S	ECTXB)/VOIC	E TRANSMIT LSB	(VBUFTL)						
16		SECOND	ARY RECEIV	E BUFFER (S	ECRXB)/VOIC	E RECEIVE LSB (	VBUFRL)						
15	SLEEP		RDWK	HWRWK	AUTO	RREN	EXL3	EARC					
14		_		AE	CODE								
13		TL	.VL			RTH	TX	CLK					
12				CONFIGUE	RATION (CON	F)							
11	BRKS	PAI	RSL	TXV	RXV	V23HDX	TEOF	TXP					
10	TRANSMIT BUFFER (TBUFFER)/VOICE TRANSMIT MSB (VBUFTM)												
0F	RLSD	FED	CTS	DSR	RI	ТМ	RTSDT	V54DT					
0E	RTDET	BRKD	RREDT	V32BDT		SPEED							
OD	P2DET	PNDET	SIDET	SCR1	U1DET	SADET	TXFNE	HKAB					
oC	AADET	ACDET	CADET	CCDET	SDET	SNDET	RXFNE	RSEQ					
0B	TONEA	TONEB	TONEC	ATV25	ATBEL	_	V32DIS	EQMAT					
0A	PNSUC	_	PE	FE	OE	CRCS/VSYNC	FLAGS	SYNCD					
09	NV25	CC	DTMF	ORG	LL	DATA	RRTSE	DTR					
80	ASYN	TPDM	V21S	V54T	V54A	V54P	RTRN	RTS					
07	RDLE	RDL	L2ACT	DDIS	L3ACT	L4ACT	RA	MHLD					
06	RTDIS	EXOS	CF17	HDLC	PEN	STB	WDSZ/C	ECBITS					
05	ECFZ	ECSQ	FECSQ	TXSQ	CEQ	TTDIS	STOFF	LECEN					
04	RB	EQT2	V32BS	FIFOEN	EQFZ	NRZIEN	TOD	STRN					
03	EPT	SEPT		RLSDE	ARC	SDIS	GTE	GTS					
02	TDE	SQDIS	S511	_	RTSDE	V54TE	V54AE	V54PE					
			DCDEN	CDEN	SDCDE	SCDE	COD	BITS					
01	VOL	UME	VPAUSE	_		TXHF	RXHF	RXP					
00		RE	CEIVE BUFFE	R (RBUFFER	/VOICE REC	EIVE MSB (VBUFF	lM)						
Note:	— in the "Bit"	columns indic	ates reserved	for modem us	e only.								

Figure 3. Modem Interface Memory Map

MD102C3

Table 10. Interface Memory Bit Definitions

Mnemonic	Location	Default	Name/Description
AADET	0C:7		AA Detector. AADET indicates the V.32 bis/V.32 AA sequence detection status. (V.32 bis, V.32)
ABCODE	14:07	00	<b>Abort Code.</b> ABCODE contains a code indicating the point in the V.32 bis/V.32 handshake where the handshake failure occurred as indicated by status bit HKAB. (V.32 bis, V.32)
ACDET	0C:6	-	AC Detector. ACDET indicates the V.32 bis/V.32 AC sequence detection status. (V.32 bis, V.32)
ARC	03:3	1	Automatic Rate Change Enable. Control bit ARC is used to inform the modem to automatically condition itself to transmit data at the highest common rate negotiated during the V.32 bis/V.32 handshake. The host may specify the undefined bits in the rate sequence in DSP RAM. (V.32 bis, V.32)
			Control bit ARC is used to allow setting of the RTRN bit to cause the modern to send a rate change sequence rather than the normal retrain sequence. (V.22 bis) (See RTRN.)
ASYN	08:7	0	<b>Asynchronous/Synchronous.</b> Control bit ASYN selects either asynchronous or synchronous mode. (V.32 bis, V.32, V.22 bis, V.22, Bell 212A)
ATBEL	0B:3	-	<b>Bell Answer Tone Detector.</b> ATBEL indicates the modern receiver 2225 Hz answer tone detection status. ATBEL is active only when the DATA bit is a 0 and the modern is in originate mode. (Bell 212A, Bell 103)
ATV25	0B:4	-	V25 Answer Tone Detector. ATV25 indicates the modem receiver 2100 Hz answer tone detection status. ATV25 is only active when the DATA bit is a 0 and the modem is in originate mode. (V.32 bis, V.32, V.22 bis, V.22, V.23, V.21)
AUTO	15:3	0	Automatic Mode Change Enable. Control bit AUTO is used to enable the modem to automatically determine the communication standard of the remote modem and configure itself accordingly. The automode algorithm is based on the EIA/TIA PN-2330 specification. The possible operating modes are: V.32 bis, V.32, V.22 bis, V.22, Bell 212A, Bell 103, V.23 and V.21. (V.32 bis, V.32)
BRKD	0E:6	_	<b>Break Detected.</b> Status bit BRKD is used to indicate when the modem is receiving continuous space.
BRKS	11:7	0	<b>Break Sequence.</b> Control bit BRKS is used to enable sending of continuous space or sending of parallel data from the TBUFFER in parallel asynchronous mode (see TPDM).
CADET	0C:5	_ '	CA Detector. CADET indicates the V.32 bis/V.32 CA sequence detection status. (V.32 bis, V.32)
cc	09:6	0	Controlled Carrier. Control bit CC selects RTS controlled carrier or constant carrier operation. (V.22 bis, V.22, V.23, V.21, Bell 212A)
CCDET	0C:4	_	CC Detector. CCDET indicates the V.32 bis/V.32 CC sequence detection status. (V.32 bis, V.32)
CDEN	02:4	0	<b>Coder Enable.</b> When control bit CDEN is set in receive voice mode (CONF bits = 80, 81, 83, or 86, and RXV is set), the modern is in ADPCM receive mode and performs ADPCM coding. The coder output is placed into the Voice Receive Buffer, VBUFRM (MSB) and VBUFRL (LSB).
CEQ	05:3	1	<b>Compromise Equalizer Enable.</b> Control bit CEQ enables or disables insertion of the digital compromise equalizer into the transmit path. This bandpass equalizer has host programmable taps in DSP RAM.
CF17	06:5	0	Carrier Frequency 1700 Hz. Control bit CF17 selects 1700 Hz or 1800 Hz carrier frequency. The non-standard 1700 Hz option is provided for use with a secondary channel which is added at the high end of the band. (V.17)
CODBITS	02:0-1	_	Coder No. of Bits. Defines the number of bits per sample (2, 3, or 4) used by the ADPCM coder. (ADPCM receive mode only.)
	:		

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Nam	e/Description		
CONF	12:07	76	Modem Configuration. The CONF controdes:	ol bits select the modem of	configuration	n from the following
			Mode V.32 bis TCM	Data Rate 14400	CONF (1	Hex)
			V.32 bis TCM V.32 bis TCM	12000	76 72	
			V.32 TCM V.32 TCM	9600	74	
			V.32	9600	7 <del>4</del> 75	
			V.32 bis TCM	7200	78 74	
			V.32	4800	71	0 11-4- 4
			V.32 bis/V.32 clear dow		70	See Note 1.
			V.17 TCM	14400	B1	
			V.17 TCM	12000	B2	
			V.17 TCM	9600	B4	
			V.17 TCM	7200	B8	
			V.29	9600	14	
			V.29	7200	12	
			V.29	4800	11	
			V.27 ter	4800	02	
			V.27 ter	2400	01	
			V.26 bis	2400	08	
			V.26 bis	1200	04	
			V.26 A	2400	oC	
			V.22 bis	2400	84	
i		1	V.22 bis	1200	82	See Note 2.
			V.22	1200	52	OCC NOIC Z.
ļ			V.22	600	5 <u>2</u> 51	
1			V.22 V.21	0-300	A0	
j			V.21 V.21 channel 2			
				300	A8	
			Bell 212A	1200	62	
			Bell 103	0-300	60	
			V.23	1200 TX/75 RX	A4	
			V.23	75 TX/1200 RX	A1	
			Transmit Single Tone	<del>-</del>	80	See Notes 3 and 4
			Transmit Dual Tone		83	See Notes 3 and 4
			Dialing	_	81	See Note 4.
			DTMF Receiver	_	86	See Note 4.
			the remote modem will	e modem can transmit a V. a during a retrain or a rat automatically detect the c carrier at the end of the re	e renegotiat clear-down s	tion. In this case, sequence and
			2. Configuration 82 allows	s for possible fall forward t	to 2400 bps	•
				one or two tones dependi and levels are host progra		
			4. Voice mode can run co	encurrently; see TXV and I	RXV bits.	
CRCS	0A:2	0	CRC Sending. Status bit CRCS is used the CRC (2 bytes) in HDLC synchronous		itter is send	ing or not sending
стѕ	0F:5	_	Clear To Send. Status bit CTS is used to and any data present at TXD (serial mod CTS response times from an RTS ON or shake are shown in Table 2. The CTS OF	o indicate that the training e) or in TBUFFER (paralle OFF transition after the m	el mode) will nodem has d	be transmitted.
DATA	09:2	1	Data. Control bit DATA is used to enable quence.	the modem to proceed wi	th the hand	shake (start-up) se-
DCDEN	02:5	0	Decoder Enable. When control bit DCDI or 86, and TXV is set), the modern is in A on the contents of the voice transmit buff	DPCM transmit mode and	i performs A	ADPCM decoding

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
DDIS	07:4	0	Descrambler Disable. Control bit DDIS is used to disable or enable the receiver's descrambler.
DECBITS	06:0-1	-	<b>Decoder No. of Bits.</b> DECBITS defines the number of bits per sample (2, 3, or 4) used by the ADPCM decoder. (ADPCM transmit mode only.)
DMAE	1A:4	0	DMA Signals Enabled. Control bit DMAE is used to enable DMA by assigning the RI and DSR output signals to TXRQ (Transmitter Request) and RXRQ (Receiver Request), respectively. TXRQ is an active high signal that follows the state of the TDBE bit and RXRQ is an active high signal that follows the state of the RDBF bit. DMA is available in asynchronous, synchronous, and HDLC modes (TPDM = 1)
DSR	0F:4	_	<b>Data Set Ready.</b> Status bit DSR is used to indicate that the modem is in the data transfer state. The DTE is to disregard all signals appearing on the interchange circuits except RI when DTR is OFF. DSR will switch to the OFF state when the modem is in a test mode.
DTDET	1B:6	_	<b>Dual Tone Detected.</b> When configured as a DTMF receiver, the modem sets status bit DTDET when a signal is received that satisfies all DTMF criteria except on-time, off-time, and cycle-time. The encoded DTMFW Output Word (1B:0-3) value is available when DTDET is set.
DTMF	09:5	1	DTMF Select. Control bit DTMF selects either DTMF or pulse dialing mode.
DTMFD	1B:4	-	<b>DTMF Signal Detected.</b> When configured as a DTMF receiver, the modem sets status bit DTMFD when a DTMF signal has been detected that satisfies all specified DTMF detect criteria.
DTMFW	1B:0-3	-	<b>DTMF Output Word.</b> When the modem is configured as a DTMF receiver and status bit DTDET is set by the modem, the encoded DTMF output is written into DTMFW.
DTR	09:0	0	<b>Data Terminal Ready.</b> In modes V.32 bis/V.32, V.22 bis/V.22, and Bell 212A, control bit DTR is used to initiate a handshake sequence in originate mode when the DATA bit is set, or to immediately send answer tone in answer mode.
			In modes V.21, V.23, and Bell 103, control bit DTR must be set for the modem to enter data state when DATA bit is set. If in answer mode, the transmitter will send answer tone. If controlled carrier is selected, the carrier is controlled by the RTS pin or RTS bit.
			During the data mode, setting DTR will cause the transmitter to turn off. The DTR bit parallels the operation of the hardware DTR control input. These inputs are ORed by the modem.
EARC	15:0	1	<b>Extended Automatic Rate Change.</b> Control bit EARC is used to enable automatic rate change during the V.32 bis/V.32 handshake. (See ARC) (V.32 bis, V.32).
ECFZ	05:7	0	Echo Canceller Freeze. Control bit ECFZ inhibits or enables updating of the echo canceller taps. (V.32 bis, V.32)
ECSQ	05:6	0	Echo Canceller Squeich. Control bit ECSQ is used to force the echo canceller output to zero. (V.32 bis, V.32)
EDET	1B:7	-	<b>DTMF Early Detection.</b> When configured as a DTMF receiver, the modem sets status bit EDET to indicate that the received signal is probably a DTMF signal.
EPT	03:7	0	<b>Echo Protector Tone Enable.</b> Control bit EPT is used to enable transmission of the echo protector tone prior to the transmission of the training sequence. (V.17, V.29, V.27 ter)
EQFZ	04:3	0	<b>Equalizer Freeze.</b> Control bit EQFZ inhibits or enables updating of the receiver's adaptive equalizer taps. (V.32 bis, V.32, V.22 bis, V.22, Bell 212A)
EQMAT	0B:0	0	<b>EQM Above Threshold.</b> Status bit EQMAT is used to indicate that the measured EQM is above the threshold value programmed in DSP RAM.
EQT2	04:6	1	Equalizer T/2 Spacing Select. Control bit EQT2 selects the receiver's adaptive equalizer spacing to be either T/2 fractionally spaced or T spaced (T = 1 baud time).
EXL3	15:1	0	External Loop 3 Selector. Control bit EXL3 selects either external or internal path during local analog test (loop 3). (See L3ACT.)
EXOS	06:6	0	Extended Overspeed. Control bit EXOS selects Extended or Normal Overspeed mode. (V.32 bis, V.32, V.22 bis, V.22, Bell 212A)
FE	0A:4	0	Framing Error. Status bit FE is used to indicate that more than 1 in 8 (or 1 in 4 for extended overspeed) characters were received without a Stop bit in asynchronous mode, or an ABORT sequence was detected in HDLC synchronous parallel mode.

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
FECSQ	05:5	0	Far Echo Canceller Squeich. Control bit FECSQ is used to force the output of the far-end echo canceller to zero. (V.32 bis, V.32)
FED	0F:6	-	Fast Energy Detector. Status bit FED is used to indicate energy in the passband above the selected receiver threshold has been detected (see RTH).
FIFOEN	04:4	0	<b>Transmit FIFO Enable.</b> Control bit FIFOEN is used to allow the host to input up to nine bytes of data through TBUFFER using the TDBE bit as a software interrupt or the TXRQ signal (DMAE = 1) as a DMA request. (TPDM = 1)
FLAGS	0A:1	0	Flag Sequence. Status bit FLAGS is used to indicate that the transmitter is sending the Flag sequence in HDLC mode, sending a constant mark in asynchronous parallel mode, or sending data.
GTE	03:1	0	<b>Guard Tone Enable.</b> Control bit GTE enables or disables transmission of guard tone by the answering modem as selected by the GTS bit. (V.22 bis, V.22)
GTS	03:0	0	Guard Tone Select. Control bit GTS selects the 550 Hz or 1800 Hz guard tone. (V.22 bis, V.22)
HDLC	06:4	0	HDLC Select. Control bit HDLC is used to enable HDLC operation in synchronous parallel data mode.
НКАВ	0D:0	-	<b>Handshake Abort.</b> Status bit HKAB is used to indicate the V.32 bis/V.32 handshake has failed. Upon failure detection, the transmitter remains in an abort state for 1 second after which HKAB is reset and the transmitter returns to the idle mode.
HWRWK	15:4	1	Host Write Wake up. Control bit HWRWK is used to enable waking up of the modem from the sleep mode when the host writes to any register except 1D:0-7 (see SLEEP bit.)
L2ACT	07:5	0	<b>Loop 2 Activate.</b> Control bit L2ACT is used to cause the receiver's digital output to be connected to the transmitter's digital input (locally activated remote digital loopback) in accordance with V.54. (Not valid in FSK modes.)
L3ACT	07:3	0	Loop 3 Activate. Control bit L3ACT is used to cause the transmitter's analog output to be coupled internally to the receiver's analog input through an attenuator (local analog loopback) per V.54. The signal path for loop 3 can also be established externally to the modern (see EXL3).
L4ACT	07:2	0	<b>Loop 4 Activate.</b> Control bit L4ACT is used to cause the receiver's analog input to be connected internally to the transmitter's output (remote analog loopback) per V.54. (V.17, V29, V27).
LECEN	05:0	0	Listener Echo Canceller Enable. Control bit LECEN is used to enable the listener echo canceller in the receiver and to reduce the number of taps in the transmitter compromise equalizer from 40 to 5. Use of this bit improves V.32/V.32 bis performance over lines exhibiting listener echo. NEWC must be set after changing LECEN. (V.32, V.32 bis)
LL	09:3	0	Leased Line. Control bit LL selects leased or switched line operation. (V.22 bis, V.22)
MEACC	1D:7	0	<b>Memory Access Enable.</b> Control bit MEACC is used to enable modern accessing of the RAM associated with the address in MEADDH and MEADDL. The MEMW bit controls read or write.
MEADDL	1C:0-7	00	<b>Memory Access Address Low (7-0).</b> MEADDL contains the lower 8 bits (bits 7-0) of the address used to access modern RAM via the memory access data LSB (18) and MSB (19) registers.
MEADDH	1D:0–3	0	<b>Memory Access Address High (B-8).</b> MEADDH contains the upper 4 bits (bits B-8) of the address used to access modem RAM via the memory access data LSB (18) and MSB (19) registers.
MEDAL	18:0–7	00	<b>Memory Data LSB.</b> MEDAL is the least significant byte (bits 7-0) of the 16-bit data word used in reading or writing data locations in modern RAM.
MEDAM	19:07	00	<b>Memory Data MSB.</b> MEDAM is the most significant byte (bits F-8) of the 16-bit data word used in reading or writing data locations in modem RAM.
MEMCR	1D:4	0	Memory Continuous Read. Control bit MEMCR is used to enable continuous DSP RAM read.
MEMW	1D:5	0	Memory Write. When MEMW is set and MEACC is set, the modem copies data from interface memory data registers MEDAL (18) and MEDAH (19) to the memory location addressed by MEADDL and MEADDH. When control bit MEMW is reset and MEACC is set, the DSP copies data from the location addressed by MEADDL and MEADDH to MEDAL (18) and MEDAH (19).
MHLD	07:0	0	Mark Hold. Control bit MHLD is used to enable the transmitter to either clamp the digital input data to a mark or to take the input from TXD or TBUFFER (see TPDM).

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
NCIA	1F:6	_	<b>NEWC Interrupt Active Chip 0.</b> Status bit NCIA is used to indicate that NEWC caused IRQ to be asserted when enabled by the NCIE bit. (See NEWC and NCIE.)
NCIE	1F:2	0	<b>NEWC Interrupt Enable.</b> Control bit NCIE enables or disables assertion of IRQ and setting of NCIA when NCIA is set by the modem. (See NEWC and NCIA.)
NEWC	1F:0	0	<b>New Configuration.</b> Control bit NEWC must be set after the host changes the configuration mode code in the CONF bits or changes any of the following control bits: TLVL, L3ACT, ORG, EARC, GTS, CF17, V32BS, V23HDX, or V21S. This informs the modem to implement the new configuration. The DSP resets the NEWC bit when the configuration change is implemented.
NEWS	1F:3	_	New Status. Status bit NEWS is used to indicate one or more status bits located in registers 0A–0F, 1A, or 1B have changed state, or a DSP RAM read or write has been completed. The host may mask the effect of individual status bits upon NEWS by writing mask values to DSP RAM.
NRZIEN	04:2	o	NRZI Enable. Control bit NRZIEN is used to enable NRZI transmitter encoding and receiver decoding in synchronous and HDLC modes. When NRZIEN = 0, NRZ is used.
NSIA	1F:7	-	<b>NEWS Interrupt Active.</b> Status bit NSIA is used to indicate NEWS bit caused IRQ to be asserted when enabled by the NSIE bit. (See NEWS and NSIE.)
NSIE	1F:4	0	<b>NEWS Interrupt Enable.</b> Control bit NSIE enables or disables assertion of IRQ when NEWS is set by the modern. (See NEWS and NSIA.)
NV25	09:7	0	<b>No V.25 Answer Tone.</b> Control bit NV25 is used to disable transmission of the 2100 Hz CCITT answer tone when a handshake sequence is initiated. (V.32 bis, V.32, V.22 bis, V.22, V.23, V.21)
OE	0A:3	0	<b>Overrun Error.</b> Status bit OE is used to indicate that the RBUFFER was loaded from the RXA input before the host read the old data from RBUFFER in asynchronous mode or HDLC synchronous parallel mode.
ORG	09:4	0	Originate. Control bit ORG selects either originate or answer mode.
OTS	1B:5	_	<b>DTMF On-Time Satisfied.</b> When configured as a DTMF receiver, the modem sets status bit OTS after the on-time criteria is satisfied. This bit is reset by the modem after DTMFD is set or if the received signal fails to satisfy the DTMF off-time criteria.
P2DET	0D:7	0	<b>P2 Sequence Detected.</b> Status bit P2DET is used to indicate the receiver is detecting the P2 portion of the training sequence. (V.17, V.29, V.27 ter)
PNSUC	0A:7	0	<b>PN Sucess.</b> Status bit PNSUC is used to indicate that the receiver has sucessfully trained at the end of the PN portion of the high speed training sequence. (V.17, V.29, V.27 ter)
PARSL	11:5, 6	00	Parity Select. Control bits PARSL select the method (stuff, space, even, or odd parity) by which parity is generated and checked during the asynchronous parallel data mode (ASYN = 1).
PE	0A:5	0	<b>Parity Error.</b> Status bit PE is used to indicate that a character with bad parity was received in the asynchronous mode or bad CRC was detected in the HDLC synchronous parallel mode.
PEN	06:3	0	<b>Parity Enable.</b> Control bit PEN enables or disables parity in asynchronous mode. (V.32 bis, V.32, V.22, V.22 bis, Bell 212A)
PNDET	0D:6		PN Sequence Detected. Status bit PNDET is used to indicate the receiver is detecting the PN portion of the training sequence. (V.17, V.29, V.27 ter)
RA	07:1	0	Relay A Activate. Control bit RA activates (turn on) or deactivates (turns off) the OHRC output.
RB	04:7	0	Relay B Activate. Control bit RBactivates (turn on) or deactivates (turns off) the TALK output.
RBUFFER	00:0–7	-	<b>Receive Data Buffer.</b> The host obtains channel data from the modern receiver in the parallel data mode by reading data from the RBUFFER.
RDBF	1E:0		Receive Data Buffer Full. Status bit RDBF is used to signify that the receiver wrote valid data into RBUFFER. This condition can also cause IRQ to be asserted. (See RDBIE and RDBIA.)
RDBIA	1E:6	-	Receive Data Buffer Interrupt Active. When the receive data buffer interrupt is enabled (by RDBIE) and RBUFFER is written to by the modem (RDBF is set), the modem asserts IRQ and sets RDBIA to indicate that RDBF being set caused the interrupt. (See RDBF and RDBIE.)
RDBIE	1E:2	0	Receive Data Buffer Interrupt Enable. Control bit RDBIE is used to enable the modem to assert IRQ and set the RDBIA bit when RDBF is set by the modem. (See RDBF and RDBIA.)

# RC96DPi and RC144DPi

Table 10. Interface Memory Bit Definitions (Cont'd)

Managaria	Landlan	Dodoudal	Name/Description
Mnemonic	Location	Default	
RDL	07:6	0	Remote Digital Loopback. Control bit RDL is used to cause the modern to initiate a V.22 bis request for the remote modern to go into digital loopback. (V.22 bis, Bell 212A/1200)
RDLE	07:7	1	<b>Remote Digital Loopback Response Enable.</b> Control bit RDLE is used to enable the modem to respond to another modem's remote digital loopback request, thus going into loopback. (V.22 bis)
RDWK	15:5	1	Ring Detect Wake up. Control bit RDWK is used to enable the modem to wake up from sleep mode when incoming ring signal is detected on the RD pin. (See SLEEP bit.)
RI	0F:3		Ring Indicator. Status bit RI is used to indicate a ringing signal is being detected. Ringing is detected if pulses are present on the RD input in the 15 Hz-68 Hz frequency range. The decision bounds are host programmable in DSP RAM.
RIEN	1A:6	0	RION Enable. When control bit RIEN is a 1, the RI output will reflect the RION bit. When a 0, the RI output follows the ringing signal on the RD input.
RION	1A:5	0	Ring Indicator On. Control bit RION determines the state of the RI output when bit RIEN is set and the DATA bit is reset. When RION is a 1, the RI output is driven low and when RION is a 0, the RI output is driven high.
RLSD	0F:7	-	Received Line Signal Detector. Status bit RLSD is used to indicate that the receiver has completed receiving the training sequence or has detected energy above threshold, and is receiving data.
RLSDE	03:4	1	RLSD Enable. Control bit RLSDE is used to enable the RLSD pin to either reflect the RLSD bit state or to be clamped OFF regardless of the state of the RLSD bit.
RREDT	0E:5	_	Rate Renegotiation Detected. Status bit RREDT indicates V.32 bis rate renegotiation sequence detection status. (V.32 bis, V.32)
RREN	15:2	0	Rate Renegotiation. Control bit RREN is used to initiate a rate negotiation sequence when the modem is in V.32 bis data mode. (V.32 bis)
RRTSE	09:1	0	Remote RTS Signalling Enable. Control bit RRTSE is used to enable remote RTS signalling by sending either a pattern (idle pattern) produced by scrambling a binary 1 with the polynomial 1+x <sup>-3</sup> +x <sup>-7</sup> (RTS OFF) or a pattern of 8 bits (turn-on pattern) produced by scrambling a binary 0 with the polynomial 1+x <sup>-3</sup> +x <sup>-7</sup> (RTS ON) followed by the user data.
RSEQ	0C:0	0	Rate Sequence Received. Status bit RSEQ is used to indicate the 16-bit rate sequence included in the V.32 bis/V.32 start-up procedure has been received and the 16-bit rate sequence word is available in DSP RAM. (V.32 bis, V.32)
RTDET	0E:7	-	Retrain Detector. RTDET indicates the training sequence detection status. This bit parallels the operation of the ACDET, AADET, or S1DET bit. (V.32 bis, V.32, or V.22 bis).
RTDIS	06:7	0	Receiver Training Disable. Control bit RTDIS is used to prevent the receiver from recognizing a training sequence and entering the training state. (V.17, V.29, V.27 ter)
RTH	13:2,3	0	Receiver Threshold. The RTH control bits select the receiver energy detector threshold:  RTH RLSD ON RLSD OFF  0 - 43 dBm - 48 dBm  1 - 33 dBm - 38 dBm  2 - 26 dBm - 31 dBm  3 - 16 dBm - 21 dBm
RTRN	08:1	0	Retrain. Control bit RTRN is used to initiate a retrain sequence. (V.32 bis, V.32 or V.22 bis)
RTS	08:0	0	Request to Send. Control bit RTS is used to enable the modem to transmit data present on TXD when CTS becomes active. The RTS bit parallels the operation of the RTS hardware control input. These inputs are ORed by the modem. (See CTS and DTR bits.)
			In V.22 bis, V.22, V.23, V.21, and Bell 103 constant carrier, and in V.32 bis/V.32 modes, RTS controls data transmission and DTR controls the carrier.  In V.22 bis controlled carrier mode, RTS independently controls the carrier when DTR is ON.
			In V.21, V.23 and Bell 103 controlled carrier modes, RTS independently controls the carrier when DTR is ON. When RTS is turned ON, CTS is turned ON per Table 2.

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
RTSDE	02:3	0	Remote RTS Pattern Detector Enable. Control bit RTSDE enables or disables the remote RTS pattern detector in the receiver. (See RTSDT).
RTSDT	0F:1	_	Remote RTS Pattern Detected. Status bit RTSDT indicates the remote RTS signal is either ON or OFF. This status bit is valid only when RTSDE is set.
RXFNE	0C:1	-	Receiver FIFO Not Empty. Status bit RXFNE is used to indicate that the receiver FIFO contains one or more bytes of data. (TPDM = 1, FIFOEN = 1)
RXHF	01:1	0	Receiver FIFO Half Full. Status bit RXHF is used to indicate when there are 4 or more bytes in the receiver FIFO buffer.
RXP	01:0	0	Received Parity Bit. The RXP is used to indicate the received parity when parity is enabled and word size is set for 8 bits per character.
RXV	11:3	0	Receive Voice. Control bit RXV is used to enable the modem to provide voice samples in the Voice Receive Buffer (VBUFRM and VBUFRL). (Configuration codes 80, 81, 83, and 86)
SIDET	0D:5	_	S1 Detector. S1DET indicates the V.22 bis S1 sequence detection status. (V.22 bis)
S511	02:5	0	<b>Send 511.</b> Control bit S511 is used to instruct the modem to generate and transmit a 511 pattern in the current configuration. (Synchronous modes only.)
SADET	0D:2	-	Scrambled Alternating Sequence Detector. Status bit SADET is used to indicate that scrambled alternating data is being received during an automatic rate change sequence. (V.22 bis)
SCDE	02:2	0	Silence Coder Enable. When control bit SCDE is set and the ADPCM coder is enabled in ADPCM receive mode (see CDEN), the modem performs silence detection and deletion.
SCIBE	1A:1	-	Secondary Channel Input Buffer Empty. Status bit SCIBE is used to indicate that the secondary channel transmit buffer (SECTXB) is empty. (See SECEN.) (V.32 bis/V.32)
SCOBF	1A:2	-	Secondary Channel Output Buffer Full. Status bit SCOBF is used to indicate that the secondary channel receive buffer (SECRXB) is full. (See SECEN.) (V.32 bis, V.32)
SCR1	0D:4	-	Scrambled Ones Detector. SCR1 indicates the V.22 bis scrambled 1s detection status during handshake. (V.22 bis, V.22, Bell 212)
SDCDE	02:3	0	Silence Decoder Enable. When control bit SDCDE is set and the ADPCM decoder is enabled in ADPCM transmit mode (see DCDEN), the modem performs silence interpolation.
SDET	0C:3	-	S Detector. SDET indicates the V.32 bis/V.32 S sequence detection status. (V.32 bis, V.32)
SDIS	03:2	0	Scrambler Disable. Control bit SDIS disables or enables the transmitter scrambler circuit.
SECEN	1A:0	0	Secondary Channel Enable. Control bit SECEN enables or disables the secondary channel. (V.32 bis, V.32)
SECRXB	16:0-7	-	Secondary Receive Buffer. The host obtains secondary channel data from the modern receiver by reading a data byte from the SECRXB when bit SCOBF is set. (V.32 bis, V.32)
SECTXB	17:0-7	-	<b>Secondary Transmit Buffer.</b> The host conveys secondary channel output data to the transmitter by writing a data byte to the SECTXB when bit SCIBE is set. (V.32 bis, V.32)
SEPT	03:6	0	Short Echo Protector Tone. Control bit SEPT selects 30 ms or 185 ms echo protector tone. (V.17, V.29, V.27 ter)
SFRES	1A:7	0	<b>Soft Reset.</b> Control bit SFRES is used to enable power-on reset processing. Bit SFRES will automatically be reset to a 0 by the modem upon completion of the reset processing.
SLEEP	15:7	0	<b>Sleep Mode.</b> Control bit SLEEP is used to command the modem into sleep mode. If both RDWK and HWRWK are reset, only a power-on reset will bring the modem out of sleep mode.
SNDET	0C:2		S Negative Detector. SNDET indicates the $\overline{S}$ sequence detection status. (V.32 bis, V.32)
SPEED	0E:0-3	-	<b>Speed Indication.</b> The SPEED bits contain a code indicating the receiver's data rate at the completion of a handshake.
SQDIS	02:6	0	<b>Squarer Disable (Tone Detector C).</b> Control bit SQDIS is used to disable the squarer in front of tone detector C thus cascading prefilter and filter C to create an 8th-order filter.
STB	06:2	0	<b>Stop Bit Number.</b> Control bit STB selects one or two stop bits in asynchronous mode. (V.32 bis, V.32, V.22, V.22 bis, Bell 212A)

Table 10. Interface Memory Bit Definitions (Cont'd)

05:1	0	Soft Turn Off. Control bit STOFF is used to enable the transmitter to send one of the following
		mark frequency turn-off tones at the end of a transmission.
		Configuration         Frequency (Hz)         Duration (ms)           V.23/1200         900         7           V.21 Originate         880         30           V.21 Answer         1550         30           Bell 103 Originate         1370         30           Bell 103 Answer         2325         30
04:0	0	Short Train Select. Control bit STRN selects long or short training mode. (V.17, V.27 ter)
0A:0	0	<b>Sync Pattern Detected.</b> Status bit SYNCD is used to indicate that HDLC flags (7E pattern) are being detected in HDLC synchronous parallel mode.
10:0–7	00	<b>Transmit Data Buffer.</b> The host conveys output data to the transmitter in the parallel mode by writing data to the TBUFFER. Parallel data mode is available in both synchronous and asynchronous modes. The data is transmitted bit 0 first.
02:7	1	Tone Detectors Enable. Control bit TDE enables or disables tone detectors A, B, and C.
1E:3	-	<b>Transmit Data Buffer Empty.</b> Status bit TDBE is used to signify that the transmitter has read TBUFFER and the host can write new data into TBUFFER. This condition can also cause IRQ to be asserted. The host writing to TBUFFER resets the TDBE and TDBIA bits.
1E:7	-	Transmit Data Buffer Interrupt Active. When the transmit data buffer interrupt is enabled (TDBIE is set) and register 10 is empty (TDBE is set), the modern asserts IRQ and sets status bit TDBIA to indicate that TDBE being set caused the interrupt. The host writing to register 10 resets the TDBIA bit and clears the interrupt request due to TDBE. (See TDBIE and TDBE.)
1E:5	0	<b>Transmit Data Buffer Interrupt Enable.</b> When control bit TDBIE is set (interrupt enabled), the modem will assert IRQ and set the TDBIA bit when TDBE is set by the modem. When TDBIE is reset (interrupt disabled), TDBE has no effect on IRQ or TDBIA. (See TDBE and TDBIA.)
11:1	0	<b>HDLC Transmit End of Frame.</b> Control bit TEOF is used to inform the modem of the last data byte in the frame. (HDLC = 1, TPDM = 1, FIFOEN = 1)
13:4–7	9	<b>Transmit Level.</b> The TLVL code selects the transmitter analog output level at TXA. The output can vary from $0 \pm 0.5$ dBm (TLVL = 0) to -15 $\pm 0.5$ dBm (TLVL = F) in steps of 1 dB. The host can fine tune the transmit level within a 1 dB step by changing a value in DSP RAM.
0F:2		<b>Test Mode.</b> Status bit TM is used to indicate that the modern has completed the handshake and is in RDL test mode. (V.22 bis, V.22, Bell 212A)
04:1	0	<b>Train On Data.</b> Control bit TOD is used to enable the train-on-data algorithm to converge the equalizer if the signal quality degrades to a BER of 10 <sup>-3</sup> for 0.5 seconds. (V.32 bis, V.32, V.29, V.27, V.17)
0B:7	-	<b>Tone A Detected.</b> Status bit TONEA is used to indicate that energy is present on the line within the tone detector A passband and above its threshold. The tone A, B, and C bandpass filter coefficients are host programmable in DSP RAM.
0B:6	-	<b>Tone B Detected.</b> Status bit TONEB is used to indicate that energy is present on the line within the tone detector B passband and above its threshold.
0B:5	-	<b>Tone C Detected.</b> Status bit TONEC is used to indicate that energy is present on the line within the tone detector C passband and above its threshold.
08:6	0	<b>Transmitter Parallel Data Mode.</b> Control bit TPDM is used to select transmitter parallel data mode in which the modern accepts data for transmission from the TBUFFER (register 10) rather than the TXD input. (See TDBE.)
05:2	0	<b>Transmitter Training Disable.</b> Control bit TTDIS is used to inhibit the modern transmitter from generating the training sequence at the start of transmission. (V.17, V.29, V.27 ter)
13:0,1	0	<b>Transmit Clock Select.</b> The TXCLK control bits designate the origin of the transmitter data clock to be internal, external (XTCLK), or slave (RDCLK).
0D:1	-	<b>Transmitter FIFO Not Empty.</b> Status bit TXFNE is used to indicate that the transmitter FIFO contains one or more bytes of data. (TPDM = 1, FIFOEN = 1)
	0A:0 10:0-7 02:7 1E:3 1E:7 1E:5 11:1 13:4-7 0F:2 04:1 0B:7 0B:6 0B:5 08:6 05:2 13:0,1	OA:0 0 10:0-7 00  02:7 1 1E:3 -  1E:7 -  1E:5 0  11:1 0 13:4-7 9  OF:2 -  O4:1 0  OB:7 -  OB:6 -  OB:5 -  O8:6 0  05:2 0 13:0,1 0

Table 10. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
TXHF	01:2	0	Transmitter FIFO Half Full. Status bit TXHF is used to indicate that there are 4 or more bytes in the transmitter FIFO buffer.
TXP	11:0	0	<b>Transmit Parity Bit (or 9th Data Bit).</b> The TXP contains the stuffed parity bit (or 9th data bit) for transmission when parity is enabled, stuff parity is selected, and word size is set for 8 bits per character (see PEN, PARSL, and WDSZ bits).
TXV	11:4	0	<b>Transmit Voice.</b> Control bit TXV is used to enable the modem to accept voice samples from the Voice Transmit Buffer (VBUFTM and VBUFTL). (Configuration codes 80, 81, 83, and 86)
TXSQ	05:4	0	Transmitter Squeich. Control bit TXSQ enables or disables squeiching of the transmitter output.
U1DET	0D:3		Unscrambled 1s Detector. U1DET indicates the V.22 bis unscrambled 1s sequence detection status. (V.22 bis)
V21S	08:5	0	V21 Synchronous. Control bit V21S selects synchronous or asynchronous mode in V.21.
V23HDX	11:2	0	V.23 Half Duplex. Control bit V23HDX selects half-duplex or full-duplex operation in V.23.
V32BDT	0E:4	_ [	V.32 bis Rate Sequence Detected. V32BDT indicates the V.32 bis rate sequence detection status. (V.32 bis, V.32)
V32BS	04:5	1	V.32 bis Select. Control bit V32BS selects V.32 bis or V.32 operation. (V.32 bis)
V32DIS	0B:1	_	V.32 Disconnect Detect. Status bit V32DIS is used to indicate that a line disconnection has occurred and the modern has synchronized on its own transmit signal. (V.32 bis, V.32)
V54A	08:3	0	V.54 Acknowledgment Signaling. Control bit V54A is used to enable sending of a pattern of 1948 bits produced by scrambling a binary 1 with the polynomial 1+x <sup>-4</sup> +x <sup>-7</sup> per V.54 at the modem data signalling rate. (Not valid in FSK modes.)
V54AE	02:1	0	V.54 Acknowledgment Phase Detector Enable. Control bit V54AE enables or disables the V.54 acknowledgment phase detector in the receiver. (See V54DT). (Not valid in FSK modes.)
V54DT	0F:0	0	V.54 Pattern Detected. Status bit V54DT is used to indicate that one of the three V.54 patterns is being detected. (Not valid in FSK modes.)
V54P	08:2	0	V.54 Preparatory Signaling. Control bit V54P is used to enable the sending of a pattern of 2048 bits produced by scrambling a binary 0 with the polynomial 1+x <sup>-4</sup> +x <sup>-7</sup> per V.54 at the modem data signalling rate. (Not valid in FSK modes.)
V54PE	02:0	0 	V.54 Preparatory Phase Detector Enable. Control bit V54PE enables or disables the V.54 preparatory phase detector in the receiver. (Not valid in FSK modes.)
V54T	08:4	0	<b>V.54 Termination Signaling.</b> Control bit V54T is used to enable the sending of a pattern of 8192 bits produced by scrambling a binary 1 with the polynomial $1+x^{-4}+x^{-7}$ followed by 64 binary 1s per V.54 at the modem signalling rate. (Not valid in FSK modes.)
V54TE	02:2	0	V.54 Termination Phase Detector Enable. Control bit V54TE enables or disables the V.54 termination phase detector in the receiver. (See V54DT). (Not valid in FSK modes.)
VBUFTL	17:0-7	_	Voice Buffer Transmit Least Significant Byte (LSB). VBUFTL is the least significant byte of the 16-bit ADPCM decoder input buffer. (Voice transmit only.)
VBUFTM	10:0-7	_	Voice Buffer Transmit Most Significant Byte (MSB). VBUFTM is the most significant byte of the 16-bit ADPCM decoder input buffer. (Voice transmit only.)
VBUFRL	16:0-7	_	Volce Buffer Receive Least Significant Byte (LSB). VBUFRL is the least significant byte of the 16-bit ADPCM coder output buffer. (Voice receive only.)
VBUFRM	00:0-7	-	Volce Buffer Receive Most Significant Byte (MSB). VBUFRM is the most significant byte of the 16-bit ADPCM coder output buffer. (Voice receive only.)
VOLUME	01:6,7	0	Volume Control. Two-bit encoded speaker volume field selects volume off or one of three volume on levels.
VPAUSE	01:5	0	<b>Voice Pause.</b> Control bit VPAUSE enables or disables the voice "pause." When VPAUSE is enabled, voice data is not output to the host.
VSYNC	0A:2	O	Voice Sync. Status bit VSYNC is used in conjunction with RDBF to indicate that the first received ADPCM voice sample is available in VBUFRM and VBUFRL. (Voice receive only.)
WDSZ	06:0,1	0	<b>Data Word Size.</b> The WDSZ bits select a word size of 5, 6, 7, or 8 data bits per character in asynchronous mode. (V.32 bis, V.32, V.22, V.22 bis, Bell 212A)

## **DSP RAM ACCESS**

The DSP contains a 16-bit wide RAM. The host processor can access (read or write) the RAM through a 12-bit memory address in registers 1D and 1C. The parameters accessible in DSP RAM are listed in Table 11.

#### INTERFACE MEMORY ACCESS TO DSP RAM

The interface memory acts as an intermediary during host to DSP RAM or DSP RAM to host data exchanges. The address stored in interface memory RAM address registers MEADDH and MEADDL by the host is the DSP RAM address for data access. The data is transferred through data registers MEDAM and MEDAL.

One or two bytes (1 byte = 8 bits) are transferred between DSP RAM and DSP interface memory once each device cycle. The DSP operates at a 7200 Hz sample rate.

The RAM access bit (MEACC) in the interface memory instructs the DSP to access the RAM. The transfer is initiated by the host setting the MEACC bit. The DSP tests this bit each sample period.

RAM can be accessed using one of four methods:

- 1. 8-bit read 8-bit write.
- 2. 16-bit read 8-bit write.
- 3. 16-bit read 16-bit write.
- 4. 16-bit read only (modern diagnostics).

Parameters transferred under the first method have only 8 bits of significance. The data is written to and read from MEDAL. Data in MEDAM is ignored.

Parameters transferred using the second method have 16 bits of significance but can be written only 8 bits at a time. These parameters have two access codes associated with them, one for the least significant 8-bits and one for the most significant 8 bits.

Parameters transferred using the third method involve 16-bit read or write operations using one access code.

Finally, all diagnostic read operations using the fourth method use only one access code.

## **MODEM INTERFACE CIRCUIT**

Recommended modern interface connections are shown in Figure 4.

Typical external circuits for connection to the line are shown in Figure 5 (no external hybrid; transmit level to -7 dBm) and Figure 6 (external hybrid; transmit level to 0 dBm).

A typical external speaker circuit is shown in Figure 7.

Table 11. DSP RAM Parameters

No. Function Transmitter Compromise Equalizer Taps 1 2 Rate Sequence Received R Received E Transmitted R Transmitted E V.32/V.32 bis R1 Mask V.32/V.32 bis R2 Mask V.32 bis R5 Mask V.33 R33 Mask 3 **DTMF Tone Duration** 4 **DTMF Interdigit Delay** 5 **DTMF Low Band Power Level** 6 DTMF High Band Power Level 7 Pulse Relay Make Time 8 Pulse Relay Break Time 9 Pulse Interdigit Delay 10 Calling Tone On Time Calling Tone Off Time 11 Transmitter Output Level Gain (G) and Offset (O) 12 Gain (G) for Non- FSK Modes Gain (G) for FSK Modes Offset (O) 13 **Dual Tone 1 Frequency** 14 **Dual Tone 2 Frequency** 15 **Dual Tone 1 Power Level** Dual Tone 2 Power Level 16 New Status Bit (NEWS) 17 Masking Register for 01 Masking Register for 0A and 0B Masking Register for 0C and 0D Masking Register for 0E and 0F Masking Register for 1A and 1B 18 Total Span of Echo Cancellor Echo Canceller Dividing Point 19 20 Far End Echo Canceller Center Tap Position 21 Echo Canceller Error 22 Far End Echo Frequency Offset 23 Far End Echo Level 24 CTS OFF-to-ON Response Time (RTS-CTS Delay) 25 **Answer Tone Length** 26 Silence after Answer Tone 27 Tone Detector A Bandpass Filter Coefficients 28 Tone Detector B Bandpass Filter Coefficients 29 Tone Detector C Bandpass Filter Coefficients 30 V.23 Receiver Compromise Equalizer Taps 31 **RLSD Turn-Off Threshold RLSD Drop Out Timer** 

Table 11. DSP RAM Parameters (Cont'd)

No.	Function		
32	RLSD Turn-On Threshold		
	RTH Offset RTH0		
	RTH Offset RTH1		
	RTH Offset RTH2		
1	RTH Offset RTH3		
33	Received Signal Samples		
34	V32 PN Length		
35	Low Pass Filter Output (X,Y)		
36	AGC Gain Word		
37	Round Trip Far Echo Delay		
38	Equalizer Input (T) (X,Y)		
39	Equalizer Input (T/2) (X,Y)		
40	Equalizer Tap Coefficients		
41	Rotated Equalizer Output (Received Point) (X,Y)		
42	Decision Point (Ideal Point) (X,Y)		
43	Equalizer Error (X,Y)		
44	Equalizer Rotation Angle		
45	Equalizer Frequency Correction		
46	Eye Quality Monitor (EQM)		
47	Maximum Period of Valid Ring Signal		
48	Minimum Period of Valid Ring Signal		
49	Phase Jitter Frequency		
50	Phase Jitter Amplitude		
51	Guard Tone Level		
52	CCITT CRC 32 Select		
53	Secondary Channel Speed Select		
1	Transmitter		
l	Receiver		
54	ADC Speech Sample Scaling (ADPCM)		
55	White Noise Output Scaling (ADPCM)		
56	Minimum Silence Magnitude Threshold (ADPCM)		
57	Detecting Silence in Speech (ADPCM)		
58	Detecting Speech in Silence (ADPCM)		
59	Minimum Silence Magnitude Adaptation (ADPCM)		
60	Minimum On Time (DTMF)		
61	Minimum Off Time (DTMF)		
62	Minimum Cycle Time (DTMF)		
63	Minimum Dropout Time (DTMF)		
64	Maximum Speech Energy (DTMF		
65	Frequency Deviation, Low Group (DTMF)		
66	Frequency Deviation, High Group (DTMF) Negative Twist Control, TWIST4 (DTMF)		
68	Positive Twist Control, TWIST8 (DTMF)		
69	Maximum Energy Hit Time (DTMF)		
09	Maximum Energy Fitt Title (DTMF)		




Figure 4. Typical Interface to Modem




Figure 5. Typical Line Interface




Figure 6. Typical Interface to External Hybrid




Figure 7. Typical External Speaker Circuit