

SBOS483C - JULY 2009 - REVISED DECEMBER 2010

1.8-V MICROPOWER CMOS OPERATIONAL AMPLIFIER ZERO-DRIFT SERIES

Check for Samples: OPA2333-HT

FEATURES


- Low Offset Voltage: 26 μV (Max)
- 0.01-Hz to 10-Hz Noise: 1.5 μV_{PP}
- Quiescent Current: 50 µA
- Single-Supply Operation
- Supply Voltage: 1.8 V to 5.5 V
- Rail-to-Rail Input/Output

APPLICATIONS

- Down-Hole Drilling
- High Temperature Environments

SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme (-55°C/210°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments' high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.



(1) Custom temperature ranges available

DESCRIPTION/ORDERING INFORMATION⁽²⁾

The OPA2333 series of CMOS operational amplifiers uses a proprietary auto-calibration technique to simultaneously provide very low offset voltage and near-zero drift over time and temperature. These miniature, high-precision, low-quiescent-current amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the rails, and rail-to-rail output that swings within 150 mV of the rails. Single or dual supplies as low as 1.8 V (\pm 0.9 V) and up to 5.5 V (\pm 2.75 V) may be used. They are optimized for low-voltage single-supply operation.

The OPA2333 family offers excellent common-mode rejection ratio (CMRR) without the crossover associated with traditional complementary input stages. This design results in superior performance for driving analog-to-digital converters (ADCs) without degradation of differential linearity.

(2) Refer to Electrical Characteristics for performance degradation over temperature.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

 \overline{M}

OPA2333-HT

Texas Instruments

SBOS483C-JULY 2009-REVISED DECEMBER 2010

www.ti.com

Table 1. ORDERING INFORMATION⁽¹⁾

ТА	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	KGD	OPA2333SKGD1	NA
–55°C to 210°C	JD	OPA2333SJD	OPA2333SJD
	HKJ	OPA2333SHKJ	OPA2333SHKJ
–55°C to 175°C	D	OPA2333HD	O2333H

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


BARE DIE INFORMATION

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION
15 mils.	Silicon with backgrind	V-	Al-Si-Cu (0.5%)

DESCRIPTION	PAD NUMBER	а	b	C	d
OUT A	1	21.20	1288.50	97.20	1364.50
–IN A	2	21.20	923.65	97.20	999.65
+IN A	3	21.20	533.05	97.20	609.05
V–	4	31.30	172.20	107.30	248.20
+IN B	5	864.80	162.25	940.80	238.25
–IN B	6	864.80	552.65	940.80	628.65
OUT B	7	864.80	897.10	940.80	973.10
V+	8	854.70	1280.45	930.70	1356.45

Table 2. BOND PAD COORDINATES





SBOS483C-JULY 2009-REVISED DECEMBER 2010

THERMAL CHARACTERISTICS FOR JD PACKAGE

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	МАХ	UNIT
0	Junction-to-ambient thermal	High-K board ⁽²⁾ , no airflow		64.9		°C/W
θ_{JA}	resistance ⁽¹⁾	No airflow		83.4		°C/W
θ_{JB}	Junction-to-board thermal resistance	High-K board without underfill		27.9		°C/W
θ_{JC}	Junction-to-case thermal resistance			6.49		°C/W

(1) The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

(2) JED51-7, high effective thermal conductivity test board for leaded surface mount packages

THERMAL CHARACTERISTICS FOR HKJ PACKAGE

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
0	Junction-to-case thermal resistance (to bottom of case)			5.7	°C/W
A ^{lC}	Junction-to-case thermal resistance (to top of case lid - as if formed dead bug)			13.7	C/ VV

THERMAL CHARACTERISTICS FOR D PACKAGE

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
θ_{JC}	Junction-to-case thermal resistance (to bottom of case)			39.4	°C/W

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
Supply voltage			7	V	
Signal input terminals, voltage ⁽²⁾		-0.3	(V+) + 0.3	V	
Output short circuit ⁽³⁾			Continuous		
	JD, HKJ packages	-55	210	°C	
Operating temperature range	D package	-55	175		
	JD, HKJ packages		210	**	
Junction temperature	D package		175	°C	
ESD roting	Human-Body Model (HBM)		4000	V	
ESD rating	Charged-Device Model (CDM)		1000	v	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short circuit to ground, one amplifier per package.



Electrical Characteristics: $V_s = 1.8 V$ to 5.5 V

Boldface limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to 210°C. At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$ (unless otherwise noted).

				55°C to 12	5°C	T _A :	= 175°C	(1)	T _A :	= 210°C	(2)	UNIT
PARAMETE	ER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE												
Input offset voltage	V _{OS}	$V_{S} = 5 V$		2	10							μV
over temperature					22			26			26	μ
vs temperature	dV _{OS} /d _T			0.02			0.05			0.05		μ ٧/°C
vs power supply	PSRR	V _S = 1.8 V to 5.5 V		1	6		1.2	8		1.7	11	μ V/V
Long-term stability ⁽³⁾				See (3)								
Channel separation, dc				0.1								μV/V
INPUT BIAS CURRENT												
Input bias current	Ι _Β			±70	±200							pА
over Temperature				±150			±1250			±5300		рА
Input offset current	I _{OS}			±140	±400		±700			±1060 0		pА
NOISE												
Input voltage noise, f = 0.01 Hz to 1 Hz				0.3			1.0			1.0		μV_{PP}
Input voltage noise, f = 0.1 Hz to 10 Hz				1.1			1.5			1.5		μV_{PP}
Input current noise, f = 10 Hz	i _n			100								fA/√Hz
INPUT VOLTAGE RANGE												
Common mode voltage range	V _{CM}		(V–) – 0.1		(V+) + 0.1	(V–) – 0.25		(V–) + 0.25	(V–) – 0.25		(V–) + 0.25	V
Common-Mode Rejection Ratio	CMRR	$(V-) - 0.1 V < V_{CM} < (V+) + 0.1 V$	102	130			101			91		dB
INPUT CAPACITANCE												
Differential				2			4.25			4.25		pF
Common mode				4			12.25			12.25		pF
OPEN-LOOP GAIN												
Open-loop voltage gain	A _{OL}	(V-) + 100 mV < V ₀ < (V+) – 100 mV, R _L = 10 kΩ	104	130		93	110		85	93		dB
FREQUENCY RESPONSE												
Gain-bandwidth product	GBW	C _L = 100 pF		350			350			350		kHz
Slew rate	SR	G = 1		0.16			0.25			0.25		V/µs

(1) Minimum and maximum parameters are characterized for operation at $T_A = 175^{\circ}C$, but may not be production tested at that temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

(2) Minimum and maximum parameters are characterized for operation at $T_A = 210^{\circ}$ C, but may not be production tested at that

temperature. Production test limits with statistical guardbands are used to ensure high temperature performance.

(3) 300-hour life test at 150°C demonstrated randomly distributed variation of approximately 1 μ V.

SBOS483C – JULY 2009-REVISED DECEMBER 2010

Electrical Characteristics: $V_s = 1.8 V$ to 5.5 V (continued)

Boldface limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to 210°C. At $T_A = 25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{QUT} = V_S/2$ (unless otherwise noted).

			T _A = -55	5°C to 12	5°C	T _A :	T _A = 175°C ⁽¹⁾		T _A =	= 210°C	(2)	UNIT
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
OUTPUT												
Voltage output swing from rail		R_{L} = 10 k Ω		30	50							mV
over temperature		R_{L} = 10 k Ω			85			110			150	mV
Short-circuit current	ISC			±5								mA
Capacitive load drive	CL											
⁽⁴⁾ Open-loop output impedance		f = 350 kHz, I _O = 0		2								kΩ
POWER SUPPLY												
Specified voltage range	Vs		1.8		5.5	1.8		5.5	1.8		5.5	V
Quiescent current per amplifier	Ι _Q	I _O = 0		17	25							μА
over temperature					30		35	40		50	80	μΑ
Turn-on time		$V_{S} = 5 V$		100								μs
TEMPERATURE RANGE												
Specified range			-55	i to 210		-5	5 to 175	5	-5	5 to 210)	°C
Operating range			-55	5 to 210		-5	5 to 175	5	-5	5 to 210)	°C

(4) See Typical Characteristics.


www.ti.com

STRUMENTS

EXAS

6

SBOS483C -JULY 2009-REVISED DECEMBER 2010



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
- (4) Wirebond fail mode applicable for D package only.

Figure 1. OPA2333SKGD1/OPA2333HD Operating Life Derating Chart




OPA2333-HT

TEXAS INSTRUMENTS

www.ti.com

SBOS483C-JULY 2009-REVISED DECEMBER 2010



TYPICAL CHARACTERISTICS

8 Submit Documentation Feedback

Frequency (Hz)


Copyright © 2009–2010, Texas Instruments Incorporated

Output Current (mA)


OPA2333-HT



SBOS483C -JULY 2009-REVISED DECEMBER 2010



SBOS483C-JULY 2009-REVISED DECEMBER 2010





SBOS483C – JULY 2009 – REVISED DECEMBER 2010

APPLICATION INFORMATION(1)

The OPA2333 is unity-gain stable and free from unexpected output phase reversal. It uses a proprietary auto-calibration technique to provide low offset voltage and very low drift over time and temperature. For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by ensuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals)
- Thermally isolate components from power supplies or other heat sources
- Shield op amp and input circuitry from air currents, such as cooling fans

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 μ V/°C or higher, depending on materials used.

Operating Voltage

The OPA2333 op amp operates over a power-supply range of 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V). Supply voltages higher than 7 V (absolute maximum) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

Input Voltage

The OPA2333 input common-mode voltage range extends 0.1 V beyond the supply rails. The OPA2333 is designed to cover the full range without the troublesome transition region found in some other rail-to-rail amplifiers.

Normally, input bias current is about 70 pA; however, input voltages exceeding the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with an input resistor(see Figure 2).




Figure 2. Input Current Protection

Internal Offset Correction

The OPA2333 op amp uses an auto-calibration technique with a time-continuous 350-kHz op amp in the signal path. This amplifier is zero corrected every 8 μ s using a proprietary technique. Upon power up, the amplifier requires approximately 100 μ s to achieve specified V_{OS} accuracy. This design has no aliasing or flicker noise.

⁽¹⁾ At $T_A = 25^{\circ}C$ (unless otherwise noted).

SBOS483C-JULY 2009-REVISED DECEMBER 2010

Achieving Output Swing to the Op Amp Negative Rail

Some applications require output voltage swings from 0 V to a positive full-scale voltage (such as 2.5 V) with excellent accuracy. With most single-supply op amps, problems arise when the output signal approaches 0 V, near the lower output swing limit of a single-supply op amp. A good single-supply op amp may swing close to single-supply ground, but will not reach ground. The output of the OPA2333 can be made to swing to ground, or slightly below, on a single-supply power source. To do so requires the use of another resistor and an additional, more negative, power supply than the op amp negative supply. A pulldown resistor may be connected between the output and the additional negative supply to pull the output down below the value that the output would otherwise achieve (see Figure 3).




Figure 3. V_{OUT} Range to Ground

The OPA2333 has an output stage that allows the output voltage to be pulled to its negative supply rail, or slightly below, using the technique previously described. This technique only works with some types of output stages. The OPA2333 has been characterized to perform with this technique; however, the recommended resistor value is approximately 20 kΩ. Note that this configuration will increase the current consumption by several hundreds microamps. Accuracy is excellent down to 0 V of and as low as -2 mV. Limiting and nonlinearity occurs below -2 mV, but excellent accuracy returns as the output is again driven above -2 mV. Lowering the resistance of the pulldown resistor allows the op amp to swing even further below the negative rail. Resistances as low as 10 kΩ can be used to achieve excellent accuracy down to –10 mV.

General Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1-\mu$ F capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.

Operational amplifiers vary in their susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. The OPA2333 has been specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous-generation devices. Strong RF fields may still cause varying offset levels.








Figure 4. Temperature Measurement

Figure 5 shows the basic configuration for a bridge amplifier.




Figure 5. Single Op-Amp Bridge Amplifier

A low-side current shunt monitor is shown in Figure 6. R_N are operational resistors used to isolate the ADS1100 from the noise of the digital I²C bus. Since the ADS1100 is a 16-bit converter, a precise reference is essential for maximum accuracy. If absolute accuracy is not required, and the 5-V power supply is sufficiently stable, the REF3130 may be omitted.

TEXAS INSTRUMENTS

SBOS483C-JULY 2009-REVISED DECEMBER 2010




Figure 6. Low-Side Current Monitor




Figure 7. High-Side Current Monitor








Figure 8. Thermistor Measurement




Figure 9. Precision Instrumentation Amplifier



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
OPA2333HD	PREVIEW	SOIC	D	8		TBD	Call TI	Call TI	Samples Not Available
OPA2333SHKJ	ACTIVE	CFP	HKJ	8	1	TBD	Call TI	N / A for Pkg Type	Call Local Sales Office
OPA2333SJD	ACTIVE	CDIP SB	JD	8	1	TBD	POST-PLATE	N / A for Pkg Type	Call Local Sales Office
OPA2333SKGD1	ACTIVE	XCEPT	KGD	0	100	TBD	Call TI	Call TI	Call Local Sales Office

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2333-HT :

Catalog: OPA2333

• Automotive: OPA2333-Q1

PACKAGE OPTION ADDENDUM



www.ti.com


20-Dec-2010

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

HKJ (R-CDFP-F8)

CERAMIC DUAL FLATPACK




- All linear dimensions are in inches (millimeters).
 - В. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid. D. The terminals will be gold plated.



JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated