

PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

FLASH MEMORY

MT28F800B1

SMART**V**OLTAGE

FEATURES Eleven erase blocks: 16KB/8K-word boot block (protected) Two 8KB/4K-word parameter blocks Eight main memory blocks SmartVoltage Technology (SVT): 3.3V ±0.3V or 5V ±10% Vcc 5V ±10% or 12V ±5% VPP Address access times: 80ns at 5V Vcc 110ns at 3.3V Vcc

- Selectable organizations: 524,288 x 16 or 1,048,576 x 8
- Industry-standard pinouts

OPTIONS

- Inputs and outputs are fully TTL-compatible
- Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- Byte- or word-wide READ and WRITE
- TSOP and SOP packaging options


MARKING

•	Timing (5V Vcc/3.3V Vcc) 80ns/110ns access	-8
•	Boot Block Starting Address Top (7FFFFH) Bottom (00000H)	T B
•	Packages Plastic SOP (600 mil) Plastic 48-pin TSOP Type 1 (12mm x 20mm)	SG WG

• Part Number Example: MT28F800B1SG-8 T

GENERAL DESCRIPTION

The MT28F800B1 is a nonvolatile, electrically blockerasable (flash), programmable read-only memory containing 8,388,608 bits organized as 524,288 words by 16 bits or 1,048,576 words by 8 bits. SmartVoltage Technology (SVT) provides industry-standard, multi- or singlevoltage, dual-supply operation. Writing or erasing the device is done with either a 5V or 12V VPP voltage, while all operations are performed with a 3.3V or 5V Vcc. It is fabricated with Micron's advanced CMOS floating-gate process.



The MT28F800B1 is organized into eleven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the MT28F800B1 features a hardware-protected boot block. Writing or erasing the boot block requires either applying a super-voltage to the RP# pin or driving WP# HIGH in addition to executing the normal WRITE or ERASE sequences. This block may be used to store code implemented in low-level system




GENERAL DESCRIPTION (continued)

recovery. The remaining blocks vary in density and are written and erased with no additional security measures.

The byte or word address is issued to read the memory array with CE# and OE# LOW and WE# HIGH. Valid data is output until the next address is issued. The BYTE# pin is used to switch the data path between 8 bits wide and 16 bits wide. When BYTE# is LOW, the dual-use pin DQ15/A-1 becomes the lowest order address bit (A-1). When BYTE# is HIGH, the DQ15/A-1 pin becomes the most significant data bit (DQ15).

Please refer to Micron's Web site (www.micron.com/flash/htmls/datasheets.html) for the latest full-length data sheet.



FUNCTIONAL BLOCK DIAGRAM

NOTE: 1. On MT28F800B1 WG only.



PIN DESCRIPTIONS

SOP PIN NUMBERS	TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
43	11	WE#	Input	Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array.
_	14	WP#	Input	Write Protect: Unlocks the boot block when HIGH if $V_{PP} = V_{PPH1}$ (5V) or V_{PPH2} (12V) and RP# = VIH during a WRITE or ERASE. Does not affect WRITE or ERASE operation on other blocks.
12	26	CE#	Input	Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
44	12	RP#	Input	Reset/Power-Down: When LOW, RP# clears the status register, sets the internal state machine (ISM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are "Don't Care," and all outputs are High-Z. RP# unlocks the boot block and overrides the condition of WP# when at VHH (12V), and must be held at VIH during all other modes of operation.
14	28	OE#	Input	Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
33	47	BYTE#	Input	Byte Enable: If BYTE# = HIGH, the upper byte is active through DQ8-DQ15. If BYTE# = LOW, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/A-1 becomes the least significant address input.
11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34, 3, 2	25, 24, 23, 22, 21, 20, 19, 18, 8, 7, 6, 5, 4, 3, 2, 1, 48, 17, 16	A0-A18	Input	Address Inputs: Select a unique 16-bit word out of the 524,288 available. The DQ15/A-1 input becomes the lowest order address when BYTE# = LOW to allow for a selection of an 8-bit byte from the 1,048,576 available.
31	45	DQ15/ A-1	Input/ Output	Data I/O: MSB of data when BYTE# = HIGH. Address Input: LSB of address input when BYTE# = LOW during READ or WRITE operation.
15, 17, 19, 21, 24, 26, 28, 30	29, 31, 33, 35, 38, 40, 42, 44	DQ0-DQ7	Input/ Output	Data I/Os: Data output pins during any READ operation or data input pins during a WRITE. These pins are used to input commands to the CEL.
16, 18, 20, 22, 25, 27, 29	30, 32, 34, 36, 39, 41, 43	DQ8-DQ14	Input/ Output	Data I/Os: Data output pins during any READ operation or data input pins during a WRITE when BYTE# = HIGH. These pins are High-Z when BYTE# is LOW.
	9, 10, 15	NC	-	No Connect: These pins may be driven or left unconnected.
1	13	Vpp	Supply	Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the WRITE or ERASE, VPP must be at VPPH1 (5V) or VPPH2 (12V). VPP = "Don't Care" during all other operations.
23	37	Vcc	Supply	Power Supply: +5V \pm 10% or +3.3V \pm 0.3V.
13, 32	27, 46	Vss	Supply	Ground.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

TRUTH TABLE¹

FUNCTION	RP#	CE#	OE#	WE#	WP#	BYTE#	A0	A9	Vpp	DQ0-DQ7	DQ8-DQ14	DQ15/A-1
Standby	н	н	Х	X	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z
RESET	L	Х	X	X	Х	Х	Х	X	Х	High-Z	High-Z	High-Z
READ												
READ (word mode)	н	L	L	н	Х	Н	Х	Х	Х	Data-Out	Data-Out	Data-Out
READ (byte mode)	н	L	L	н	Х	L	Х	Х	Х	Data-Out	High-Z	A-1
Output Disable	н	L	Н	н	Х	Х	Х	X	Х	High-Z	High-Z	High-Z
WRITE/ERASE (EXCEPT BOOT BLOC	:К) ²											
ERASE SETUP	н	L	Н	L	Х	Х	Х	Х	Х	20H	Х	Х
ERASE CONFIRM ³	Н	L	Н	L	Х	Х	Х	Х	Vpph	D0H	Х	Х
WRITE SETUP	Н	L	Н	L	Х	Х	Х	X	Х	10H/40H	Х	Х
WRITE (word mode) ⁴	Н	L	Н	L	Х	Н	Х	X	Vpph	Data-In	Data-In	Data-In
WRITE (byte mode) ⁴	Н	L	Н	L	Х	L	Х	Х	Vpph	Data-In	Х	A-1
READ ARRAY ⁵	Н	L	Н	L	Х	Х	Х	Х	Х	FFH	Х	Х
WRITE/ERASE (BOOT BLOCK) ^{2, 7}												
ERASE SETUP	Н	L	Н	L	Х	Х	Х	X	Х	20H	Х	Х
ERASE CONFIRM ³	Vнн	L	Н	L	Х	Х	Х	X	Vpph	D0H	Х	Х
ERASE CONFIRM ^{3, 6}	Н	L	Н	L	Н	Х	Х	Х	Vpph	D0H	Х	Х
WRITE SETUP	Н	L	Н	L	Х	Х	Х	X	Х	10H/40H	Х	Х
WRITE (word mode) ⁴	Vнн	L	Н	L	Х	Н	Х	X	Vpph	Data-In	Data-In	Data-In
WRITE (word mode) ^{4, 6}	Н	L	Н	L	Н	Н	Х	Х	Vpph	Data-In	Data-In	Data-In
WRITE (byte mode) ⁴	Vнн	L	Н	L	Х	L	Х	X	Vpph	Data-In	Х	A-1
WRITE (byte mode) ^{4, 6}	Н	L	Н	L	Н	L	Х	X	Vpph	Data-In	Х	A-1
READ ARRAY ⁵	Н	L	Н	L	Х	Х	Х	Х	Х	FFH	Х	Х
DEVICE IDENTIFICATION ^{8, 9}												
Manufacturer Compatibility (word mode) ¹⁰	н	L	L	Н	Х	Н	L	Vid	Х	89H	00H	—
Manufacturer Compatibility (byte mode)	н	L	L	н	Х	L	L	Vid	Х	89H	High-Z	Х
Device (word mode, top boot) ¹⁰	Н	L	L	н	Х	Н	Н	Vid	Х	9CH	88H	_
Device (byte mode, top boot)	Н	L	L	н	Х	L	Н	Vid	Х	9CH	High-Z	Х
Device (word mode, bottom boot) ¹⁰	Н	L	L	н	Х	Н	Н	Vid	Х	9DH	88H	_
Device (byte mode, bottom boot)	н	L	L	н	Х	L	Н	Vid	Х	9DH	High-Z	Х

NOTE:

- 1. L = VIL (LOW), H = VIH (HIGH), X = VIL or VIH ("Don't Care").
- 2. VPPH = VPPH1 = 5V or VPPH2 = 12V.
- 3. Operation must be preceded by ERASE SETUP command.
- 4. Operation must be preceded by WRITE SETUP command.
- 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
- 6. When WP# = VIH, RP# may be at VIH or VHH.
- 7. Vнн = 12V.
- 8. VID = 12V; may also be read by issuing the IDEN-TIFY DEVICE command.
- 9. A1-A8, A10-A18 = VIL.
- 10. Value reflects DQ8-DQ15.



FUNCTIONAL DESCRIPTION

The MT28F800B1 flash memory incorporates a number of features to make it ideally suited for system firmware. The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased with commands to the command execution logic (CEL). The CEL controls the operation of the internal state machine (ISM), which completely controls all WRITE, BLOCK ERASE and VERIFY operations. The ISM protects each memory location from over-erasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F800B1 and is organized into these sections:

- Overview
- Memory Architecture
- Output (READ) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- WRITE/ERASE Cycle Endurance
- Power Usage
- Power-Up

OVERVIEW

SMARTVOLTAGE TECHNOLOGY (SVT)

SmartVoltage Technology allows maximum flexibility for in-system READ, WRITE and ERASE operations. For 5V-only systems, WRITE and ERASE operations may be executed with a VPP voltage of 5V. If 12V is available in a system, the highest ERASE and WRITE performance can be achieved with a VPP voltage of 12V. For any operation, Vcc may be at 3.3V or 5V.

ELEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F800B1 is organized into eleven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writing by requiring either a supervoltage on the RP# pin or driving the WP# pin HIGH. (The WP# pin does not apply to the SOP package.) One of these two conditions must exist along with the VPP voltage (5V or 12V) on the VPP pin before a WRITE or ERASE will be performed on the boot block. The remaining blocks require only the VPP voltage be present on the VPP pin before writing or erasing.

HARDWARE-PROTECTED BOOT BLOCK

This block of the memory array can be erased or written only when the RP# pin is taken to VHH or when the WP# pin is brought HIGH. (The WP# pin does not apply to the SOP package.) This provides additional security for the core firmware during in-system firmware updates should an unintentional power fluctuation or system reset occur. The MT28F800B1 is available in two versions: the MT28F800B1T addresses the boot block starting from 7FFFFH, and the MT28F800B1B addresses the boot block starting from 00000H.

SELECTABLE BUS SIZE

The MT28F800B1 allows selection of an 8-bit (1 Meg x 8) or 16-bit (512K x 16) data bus for reading and writing the memory. The BYTE# pin is used to select the bus width. In the x16 configuration, control data is read or written only on the lower 8 bits (DQ0-DQ7).

Data written to the memory array utilizes all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when the x16 configuration is selected, data is written in word form.

INTERNAL STATE MACHINE (ISM)

BLOCK ERASE and BYTE/WORD WRITE timing are simplified with an ISM that controls all erase and write algorithms in the memory array. The ISM ensures protection against over-erasure and optimizes write margin to each cell.

During WRITE operations, the ISM automatically increments and monitors WRITE attempts, verifies write margin on each memory cell and updates the ISM status register. When BLOCK ERASE is performed, the ISM automatically overwrites the entire addressed block (eliminates overerasure), increments and monitors ERASE attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during WRITE and ERASE operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an ERASE or WRITE task and when an ERASE has been suspended. Additional error information is set in three other bits: VPP status, write status and erase status.



COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the READ path (i.e., memory array, ID register or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

DEEP POWER-DOWN MODE

To allow for maximum power conservation, the MT28F800B1 features a very low current, deep power-down mode. To enter this mode, the RP# pin is taken to Vss ± 0.2 V. In this mode, the current draw is a maximum of 20μ A at 5V Vcc and 8μ A at 3.3V Vcc. Entering deep power-down also clears the status register and sets the ISM to the read array mode.

MEMORY ARCHITECTURE

v

The MT28F800B1 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into eleven addressable blocks that vary in size and are independently erasable. When blocks rather than the entire array are erased, total device endurance is enhanced, as is system flexibility. Only the ERASE function is block-oriented. All READ and WRITE operations are done on a random-access basis.


The boot block is protected from unintentional ERASE or WRITE with a hardware protection circuit that requires a super-voltage be applied to RP# or that the WP# pin be driven HIGH before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining ten blocks do not require either of these two conditions be met before WRITE or ERASE operations.

BOOT BLOCK

The hardware-protected boot block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RP# pin is at the specified boot block unlock voltage (VHH) of 12V or when the WP# pin is HIGH. During a WRITE or ERASE of the boot block, the RP# pin must be held at VHH or the WP# pin held HIGH until the WRITE or ERASE is completed. (The WP# pin does not apply to the SOP package.) The VPP pin must be at VPPH (5V or 12V) when the boot block is written to or erased.

ORD ADDRES	ss					
	128KB Main Block					
70000H 6FFFFH	128KB Main Block					
60000H 5FFFFH	128KB Main Block					
50000H 4FFFFH	128KB Main Block					
40000H 3FFFFH	128KB Main Block					
30000H 2FFFFH	128KB Main Block					
20000H 1FFFFH	128KB Main Block					
10000H 0FFFFH	96KB Main Block					
04000H 03FFFH 03000H	8KB Parameter Block					
02FFFH 02000H	8KB Parameter Block					
01FFFH 00000H	16KB Boot Block					

Bottom Boot - MT28F800B1xx-xxB



Top Boot - MT28F800B1xx-xxT

Figure 1 MEMORY ADDRESS MAPS



The MT28F800B1 is available in two configurations, top or bottom boot block. The MT28F800B1T top boot block version supports processors of the x86 variety. The MT28F800B1B bottom boot block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS

The two 8KB parameter blocks store less sensitive and more frequently changing system parameters and also may store configuration or diagnostic coding. These blocks are enabled for erasure when the VPP pin is at VPPH. No supervoltage unlock or WP# control is required.

MAIN MEMORY BLOCKS

The eight remaining blocks are general-purpose memory blocks and do not require a super-voltage on RP# or WP# control to be erased or written. These blocks are intended for code storage, ROM-resident applications or operating systems that require in-system update capability.

OUTPUT (READ) OPERATIONS

The MT28F800B1 features three different types of READs. Depending on the current mode of the device, a READ operation will produce data from the memory array, status register or device identification register. In each of these three cases, the WE#, CE# and OE# inputs are controlled in a similar manner. Moving between modes to perform a specific READ will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, WE# must be HIGH, and OE# and CE# must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or OE# or CE# goes HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition as long as OE# and CE# remain LOW.

The MT28F800B1 features selectable bus widths. When the memory array is accessed as a 512K x 16, BYTE# is HIGH, and data will be output on DQ0-DQ15. To access the memory array as a 1 Meg x 8, BYTE# must be LOW, DQ8-DQ14 are High-Z, and all data is output on DQ0-DQ7. The DQ15/A-1 pin now becomes the lowest order address input so that 1,048,576 locations can be read.

After power-up or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a READ of the status register requires the same input sequencing as a READ of the array except that the address inputs are "Don't Care." The status register contents are always output on DQ0-DQ7, regardless of the condition of BYTE#. DQ8-DQ15 are LOW when BYTE# is HIGH, and DQ8-DQ14 are High-Z when BYTE# is LOW. Data from the status register is latched on the falling edge of OE# or CE#, whichever occurs last. If the contents of the status register change during a READ of the status register, either OE# or CE# may be toggled while the other is held LOW to update the output.

Following a WRITE or ERASE, the device automatically enters the status register read mode. In addition, a READ during a WRITE or ERASE will produce the status register contents on DQ0-DQ7. When the device is in the erase suspend mode, a READ operation will produce the status register contents until another command is issued, while in certain other modes, READ STATUS REGISTER may be given to return to the status register read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A READ of the two 8-bit device identification registers requires the same input sequencing as a READ of the array. WE# must be HIGH, and OE# and CE# must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of BYTE#. A0 is used to decode between the two bytes of the device ID register; all other address inputs are "Don't Care." When A0 is LOW, the manufacturer compatibility ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are High-Z when BYTE# is LOW. When BYTE# is HIGH, DQ8-DQ15 are 00H when the manufacturer compatibility ID is read and 88H when the device ID is read.

To get to the identification register read mode, READ IDENTIFICATION may be issued while the device is in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (VID) to the A9 pin. Using this method, the ID register can be read while the device is in any mode. Once A9 is returned to VIL or VIH, the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used either to input data to the array or to input a command to the CEL. A command input issues an 8-bit command to the CEL to control the mode of operation of the device. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

inputs to write or erase the device is provided in the Command Execution section.

COMMANDS

To perform a command input, OE# must be HIGH, and CE# and WE# must be LOW. Addresses are "Don't Care" but must be held stable, except during an ERASE CON-FIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "Don't Care." The command is latched on the rising edge of CE# (CE#controlled) or WE# (WE#-controlled), whichever occurs first. The condition of BYTE# has no effect on a command input.

MEMORY ARRAY

A WRITE to the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic

0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, OE# must be HIGH, CE# and WE# must be LOW, and VPP must be set to VPPH1 or VPPH2. Writing to the boot block also requires that the RP# pin be at VHH or WP# be HIGH. A0-A18 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of CE# (CE#-controlled) or WE# (WE#controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Details on how to input data to the array will be covered in the Write Sequence section.

Selectable bus sizing applies to WRITEs as it does to READs. When BYTE# is LOW (byte mode), data is input on DQ0-DQ7, DQ8-DQ14 are High-Z, and DQ15 becomes the lowest order address input. When BYTE# is HIGH (word mode), data is input on DQ0-DQ15.

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00H	This command and all unlisted commands are invalid and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFH	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after power-up or RESET.
IDENTIFY DEVICE	90H	Allows the device and manufacturer compatibility ID to be read. A0 is used to decode between the manufacturer compatibility ID (A0 = LOW) and device ID (A0 = HIGH).
READ STATUS REGISTER	70H	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50H	Clears status register bits 3 through 5, which cannot be cleared by the ISM.
ERASE SETUP	20H	The first command given in the two-cycle ERASE sequence. The ERASE will not be completed unless followed by ERASE CONFIRM.
ERASE CONFIRM/RESUME	D0H	The second command given in the two-cycle ERASE sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the ERASE.
WRITE SETUP	40H or 10H	The first command given in the two-cycle WRITE sequence. The write data and address are given in the following cycle to complete the WRITE.
ERASE SUSPEND	B0H	Requests a halt of the ERASE and puts the device into the erase suspend mode. When the device is in this mode, only READ STATUS REGISTER, READ ARRAY and ERASE RESUME commands may be executed.

Table 1 COMMAND SET



COMMAND SET

To simplify writing of the memory blocks, the MT28F800B1 incorporates an ISM that controls all internal algorithms for the WRITE and ERASE cycles. An 8-bit command set is used to control the device. Details on how to sequence commands are provided in the Command Execution section. Table 1 lists the valid commands.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for WRITE or ERASE completion or any related errors. During or following a WRITE, ERASE or ERASE SUSPEND, a READ operation will output the status register contents on DQ0-DQ7 without prior command. While the status register contents are read, the outputs will not be updated if there is a change in the ISM status unless OE# or CE# is toggled. If the device is not in the write, erase, erase suspend or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The erase, write and VPP status bits must be cleared using CLEAR STATUS REGISTER. If the VPP status bit (SR3) is set, the CEL will not allow further WRITE or ERASE operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple BYTE WRITE operations before checking the status register instead of checking after each individual WRITE. Asserting the RP# signal or powering down the device will also clear the status register.

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine during WRITE or BLOCK ERASE operations. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = ERASE suspended 0 = ERASE in progress/completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = BLOCK ERASE error 0 = Successful BLOCK ERASE	ES is set to "1" after the maximum number of ERASE cycles is executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = WORD/BYTE WRITE error 0 = Successful WORD/BYTE WRITE	WS is set to "1" after the maximum number of WRITE cycles is executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	VPP STATUS 1 = No VPP voltage detected 0 = VPP present	VPPS detects the presence of a VPP voltage. It does not monitor VPP continuously, nor does it indicate a valid VPP voltage. The VPP pin is sampled for 5V or 12V after WRITE or ERASE CONFIRM is given. VPPS must be cleared by CLEAR STATUS REGISTER or by a RESET.
SR0-2	RESERVED	Reserved for future use.

Table 2 STATUS REGISTER



COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode allows specific operations to be performed. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode, and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon power-up and after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP command (40H), READ ARRAY does not need to be given before each individual READ access.

IDENTIFY DEVICE

IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While the device is in this mode, any READ will produce the device identification when A0 is HIGH and manufacturer compatibility identification when A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued and VPP is brought to VPPH. Writing to the boot block also requires that the RP# pin be brought to VHH or the WP# pin be brought HIGH at the same time VPP is brought to VPPH. The ISM will now begin to write the word or byte. VPP must be held at VPPH until the WRITE is completed (SR7 = 1).

While the ISM executes the WRITE, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. Any READ operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set to a logic 1, the WRITE has been completed, and the device will go into the status register read mode until another command is given.

After the ISM has initiated the WRITE, it cannot be aborted except by a RESET or by powering down the part. Doing either during a WRITE will corrupt the data being written. If only the WRITE SETUP command has been given, the WRITE may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written

	BUS CYCLES		1ST CYCLE					
COMMANDS	REQ'D	OPERATION	ADDRESS	DATA	OPERATION	CYCLE ADDRESS	DATA	NOTES
READ ARRAY	1	WRITE	Х	FFH				1
IDENTIFY DEVICE	3	WRITE	Х	90H	READ	IA	ID	2, 3
READ STATUS REGISTER	2	WRITE	Х	70H	READ	Х	SRD	4
CLEAR STATUS REGISTER	1	WRITE	Х	50H				
ERASE SETUP/CONFIRM	2	WRITE	Х	20H	WRITE	BA	D0H	5, 6
ERASE SUSPEND/RESUME	2	WRITE	Х	B0H	WRITE	Х	D0H	
WRITE SETUP/WRITE	2	WRITE	Х	40H	WRITE	WA	WD	6, 7
ALTERNATE WORD/BYTE WRITE	2	WRITE	Х	10H	WRITE	WA	WD	6, 7

Table 3COMMAND SEQUENCES

NOTE: 1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array READ cycles. 2. IA = Identify Address: 00H for manufacturer compatibility ID; 01H for device ID.

3. ID = Identify Data.

4. SRD = Status Register Data.

5. BA = Block Address (A12-A18).

- 6. Addresses are "Don't Care" in first cycle but must be held stable.
- 7. WA = Address to be written; WD = Data to be written to WA.



when BYTE# is LOW, or FFFFH must be written when BYTE# is HIGH. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an ERASE sequence will set all bits within a block to logic 1. The command sequence necessary to execute an ERASE is similar to that of a WRITE. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an ERASE of a block. In the first cycle, addresses are "Don't Care," and ERASE SETUP (20H) is given. In the second cycle, VPP must be brought to VPPH, an address within the block to be erased must be issued, and ERASE CONFIRM (D0H) must be given. If a command other than ERASE CONFIRM is given, the write and erase status bits (SR4 and SR5) will be set, and the device will be in the status register read mode.

After the ERASE CONFIRM (DOH) is issued, the ISM will start the ERASE of the addressed block. Any READ operation will output the status register contents on DQ0-DQ7. VPP must be held at VPPH until the ERASE is completed (SR7 = 1). Once the ERASE is completed, the device will be in the status register read mode until another command is issued. Erasing the boot block also requires that either the RP# pin be set to VhH or the WP# pin be held HIGH at the same time VPP is set to VPPH.

ERASE SUSPENSION

The only command that may be issued while an ERASE is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the ERASE in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) and ISM status bit (SR7) will be set. The device may now be given a READ ARRAY, ERASE RESUME or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device will immediately proceed with the ERASE in progress.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the VPP (SR3), write (SR4) and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the VPP status bit (SR3) is set, further WRITE or ERASE operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

STATUS BITS		S	
SR5	SR4	SR3	ERROR DESCRIPTION
0	0	0	No errors
0	0	1	VPP voltage error
0	1	0	WRITE error
0	1	1	WRITE error, VPP voltage not valid at time of WRITE
1	0	0	ERASE error
1	0	1	ERASE error, VPP voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error or WRITE/ERASE error
1	1	1	Command sequencing error, VPP voltage error, with WRITE and ERASE errors

Table 4 STATUS REGISTER ERROR DECODE¹

NOTE: 1. SR3-SR5 must be cleared using CLEAR STATUS REGISTER.



WRITE/ERASE CYCLE ENDURANCE

The MT28F800B1 is designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, VPP must be at $12V \pm 5\%$ or $5V \pm 10\%$ during WRITE or ERASE cycles. Operation outside these limits may reduce the number of WRITE and ERASE cycles that can be performed on the device.

POWER USAGE


The MT28F800B1 offers several power-saving features that may be utilized in the array read mode to conserve power. Deep power-down mode is enabled by bringing RP# LOW. Current draw (Icc) in this mode is a maximum of 20μ A at 5V Vcc and 8μ A at 3.3V Vcc. With CE# LOW, the device will enter idle current mode when it is not being accessed. In this mode, the maximum Icc current is 3mA at 5V Vcc and 2mA at 3.3V Vcc. When CE# is HIGH, the

device will enter standby mode. In this mode, maximum Icc current is 130μ A at 5V and 110μ A at 3.3V. If CE# is brought HIGH during a WRITE or ERASE, the ISM will continue to operate, and the device will consume the respective active power until the WRITE or ERASE is completed.


POWER-UP

During a power-up, it is not necessary to sequence Vcc and VPP. The likelihood of unwanted WRITE or ERASE operations is minimized since two consecutive cycles are required to execute either operation. However, CE# or WE# may be held HIGH or RP# may be held LOW during powerup for additional protection while Vcc is ramping above VLKO and VPP is active. After a power-up or RESET, the status register is reset, and the device will enter the array read mode.

SELF-TIMED WRITE SEQUENCE (WORD or BYTE WRITE)¹



COMPLETE WRITE STATUS-CHECK SEQUENCE





- **NOTE:** 1. Sequence may be repeated for additional BYTE or WORD WRITEs.
 - 2. Complete status check is not required. However, if SR3 = 1, further WRITEs are inhibited until the status register is cleared.
 - 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued.
 - 4. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
 - 5. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.



512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

SELF-TIMED BLOCK ERASE SEQUENCE¹






- **NOTE:** 1. Sequence may be repeated to erase additional blocks.
 - 2. Complete status check is not required. However, if SR3 = 1, further ERASEs are inhibited until the status register is cleared.
 - 3. To return to the array read mode, the FFH command must be issued.
 - 4. Refer to the ERASE SUSPEND flowchart for more information.
 - 5. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
 - 6. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.

MICRO

PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

ERASE SUSPEND/RESUME SEQUENCE



512K x 16, 1 Meg x 8 Boot Block Flash Memory F20.p65 – Rev. 2/99



ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Vcc, input and I/O pins may transition to -2V for <20ns and Vcc + 2V for <20ns.

[†]Voltage may pulse to -2V for <20ns and 14V for <20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le +70^{\circ}C)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
5V Supply Voltage	Vcc	4.5	5.5	V	1
3.3V Supply Voltage	Vcc	3	3.6	V	1
Input High (Logic 1) Voltage, all inputs	Vін	2	Vcc + 0.5	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-0.5	0.8	V	1
Device Identification Voltage, A9	Vid	11.4	12.6	V	1
VPP Supply Voltage	Vpp	-0.5	12.6	V	1

DC OPERATING CHARACTERISTICS

 $(0^{\circ}C \le T_A \le +70^{\circ}C)$

		Vcc = 3.3V		Vcc = 5V			
PARAMETER/CONDITION	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS (TTL) Output High Voltage (IoH = -2mA [3.3V], -2.5mA [5V])	Voh1	2.4	_	2.4	_	V	. 1
Output Low Voltage ($IoL = 2mA$ [3.3V], 5.8mA [5V])	Vol	_	0.45	_	0.45	V	
OUTPUT VOLTAGE LEVELS (CMOS) Output High Voltage (Іон = -100µA)	Vон2	Vcc - 0.4	_	Vcc - 0.4	_	V	1
INPUT LEAKAGE CURRENT Any input $(0V \le V_{IN} \le V_{CC})$; All other pins not under test = 0V	١L	-1	1	-1	1	μΑ	
INPUT LEAKAGE CURRENT: A9 INPUT $(11.4V \le A9 \le 12.6 = VID)$	lid	_	500	-	500	μA	
INPUT LEAKAGE CURRENT: RP# INPUT (11.4V \leq RP# \leq 12.6 = Vhh)	Інн	_	500	_	500	μA	
OUTPUT LEAKAGE CURRENT (Dou⊤ is disabled; 0V ≤ Vou⊤ ≤ Vcc)	loz	-10	10	-10	10	μA	

NOTE: 1. All voltages referenced to Vss.



CAPACITANCE

(T_A = 25°C; f = 1 MHz)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	С	8	pF	
Output Capacitance	Co	12	pF	

READ AND STANDBY CURRENT DRAIN

 $(0^{\circ}C \le T_A \le +70^{\circ}C)$

		3.3V Vcc	5V Vcc		
PARAMETER/CONDITION	SYMBOL	MAX	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH)	Icc1	30	65	mA	1, 2
$\label{eq:response} \begin{array}{l} \mbox{READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS} \\ \mbox{(CE\# \le 0.2V; OE\# \ge Vcc - 0.2V; f = 10 MHz; Other inputs \le 0.2V} \\ \mbox{or \ge Vcc - 0.2V; RP\# \ge Vcc - 0.2V)} \end{array}$	Icc2	30	60	mA	1, 2
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH)	Іссз	30	65	mA	1, 2
$\label{eq:response} \begin{array}{l} \mbox{READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS} \\ (CE\# \leq 0.2V; \mbox{ OE} \# \geq Vcc \mbox{ - } 0.2V; \mbox{ f} = 10 \mbox{ MHz; Other inputs} \leq 0.2V \\ \mbox{ or } \geq Vcc \mbox{ - } 0.2V; \mbox{ RP} \# = Vcc \mbox{ - } 0.2V) \end{array}$	Icc4	30	60	mA	1, 2
STANDBY CURRENT: TTL INPUT LEVELS Vcc power supply standby current (CE# = RP# = VIH; Other inputs = VIL or VIH)	Icc5	1.5	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Vcc power supply standby current (CE# = RP# = Vcc - 0.2V)	Icc6	110	130	μΑ	
IDLE CURRENT: CMOS INPUT LEVELS (CE# \leq 0.2V; f = 0Hz; Other inputs \leq 0.2V or \geq Vcc - 0.2V; RP# = Vcc - 0.2V; Array read mode)	Icc7	2	3	mA	
DEEP POWER-DOWN CURRENT: Vcc SUPPLY (RP# = Vss ±0.2V)	Icc8	8	20	μA	
STANDBY OR READ CURRENT: VPP SUPPLY (VPP > 5.5V)	IPP1	50	50	μA	
STANDBY OR READ CURRENT: VPP SUPPLY (VPP ≤ 5.5 V)	IPP2	±15	±10	μA	
DEEP POWER-DOWN CURRENT: VPP SUPPLY (RP# = Vss ±0.2V)	Іррз	5	5	μΑ	

NOTE: 1. lcc is dependent on cycle rates.

2. Icc is dependent on output loading. Specified values are obtained with the outputs open.

BOOT BLOCK FLASH MEMORY

READ TIMING PARAMETERS ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS TEST CONDITION 1 (5V)

 $(0^{\circ}C \le T_A \le +70^{\circ}C; Vcc = +5V \pm 10\%)$

AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
READ cycle time	^t RC	80		ns	1
Access time from CE#	^t ACE		80	ns	1, 2
Access time from OE#	^t AOE		40	ns	1, 2
Access time from address	^t AA		80	ns	1
RP# HIGH to output valid delay	^t RWH		500	ns	1
OE# or CE# HIGH to output in High-Z	tOD		20	ns	1
Output hold time from OE#, CE# or address change	tOH	0		ns	1
RP# LOW pulse width	^t RP	60		ns	1

TEST CONDITION 2 (3.3V)

 $(0^{\circ}C \le T_A \le +70^{\circ}C; Vcc = +3.3V \pm 0.3V)$

AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
READ cycle time	^t RC	110		ns	3
Access time from CE#	^t ACE		110	ns	2, 3
Access time from OE#	^t AOE		55	ns	2, 3
Access time from address	^t AA		110	ns	3
RP# HIGH to output valid delay	^t RWH		1,000	ns	3
OE# or CE# HIGH to output in High-Z	tOD		30	ns	3
Output hold time from OE#, CE# or address change	tOH	0		ns	3
RP# LOW pulse width	^t RP	150		ns	3

NOTE: 1. Measurements tested under AC Test Condition 1.

2. OE# may be delayed by ^tACE minus ^tAOE after CE# falls before ^tACE is affected.

3. Measurements tested under AC Test Condition 2.





PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY


AC TEST CONDITION 1

Input pulse levels	0.4V to 2.4V
Input rise and fall times	<10ns
Input timing reference level	0.8V and 2V
Output timing reference level	0.8V and 2V
Output load 1	TTL gate and C∟ = 100pF

AC TEST CONDITION 2

Input pulse levels 0V to 3V
Input rise and fall times
Input timing reference level 1.5V
Output timing reference level 1.5V
Output load 1 TTL gate and $C_L = 50 pF$

WORD-WIDE READ CYCLE¹



5V AND 3.3V TIMING PARAMETERS

	-1		
SYMBOL	MIN	MAX	UNITS
^t RC (5V) ²	80		ns
^t RC (3.3V) ³	110		ns
tACE (5V) ²		80	ns
^t ACE (3.3V) ³		110	ns
^t AOE (5V) ²		40	ns
^t AOE (3.3V) ³		55	ns
^t AA (5V) ²		80	ns

	-8		
SYMBOL	MIN	MAX	UNITS
^t AA (3.3V) ³		110	ns
^t RWH (5V) ²		500	ns
^t RWH (3.3V) ³		1,000	ns
^t OD (5V) ²		20	ns
^t OD (3.3V) ³		30	ns
^t OH (5V) ²	0		ns
^t OH (3.3V) ³	0		ns


NOTE: 1. BYTE# = HIGH.

- 2. Measurements tested under AC Test Condition 1, Vcc = 5V $\pm 10\%.$
- 3. Measurements tested under AC Test Condition 2, Vcc = 3.3V ± 0.3 V.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

BYTE-WIDE READ CYCLE¹



5V AND 3.3V TIMING PARAMETERS

	-1		
SYMBOL	MIN	MAX	UNITS
^t RC (5V) ²	80		ns
^t RC (3.3V) ³	110		ns
^t ACE (5V) ²		80	ns
^t ACE (3.3V) ³		110	ns
^t AOE (5V) ²		40	ns
^t AOE (3.3V) ³		55	ns
^t AA (5V) ²		80	ns

SYMBOL	MIN	MAX	UNITS
^t AA (3.3V) ³		110	ns
^t RWH (5V) ²		500	ns
^t RWH (3.3V) ³		1,000	ns
^t OD (5V) ²		20	ns
^t OD (3.3V) ³		30	ns
^t OH (5V) ²	0		ns
^t OH (3.3V) ³	0		ns

NOTE: 1. BYTE# = LOW.

- 2. Measurements tested under AC Test Condition 1, Vcc = 5V \pm 10%.
- 3. Measurements tested under AC Test Condition 2, Vcc = 3.3V ± 0.3 V.



RECOMMENDED DC WRITE/ERASE CONDITIONS¹

(0°C \leq T_A \leq +70°C; Vcc = +5V \pm 10% or +3.3V \pm 0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
VPP WRITE/ERASE lockout voltage	Vpplk	_	1.5	V	2
VPP voltage during WRITE/ERASE operation	Vpph1	4.5	5.5	V	3
VPP voltage during WRITE/ERASE operation	Vpph2	11.4	12.6	V	
Boot block unlock voltage	Vнн	11.4	12.6	V	
Vcc WRITE/ERASE lockout voltage	Vlko	2	-	V	

WRITE/ERASE CURRENT DRAIN (5V Vcc)

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = +5V \pm 10\%)$

		5V Vpp	12V Vpp		
PARAMETER/CONDITION	SYMBOL	MAX	MAX	UNITS	NOTES
WORD WRITE CURRENT: Vcc SUPPLY	Icc9	25	45	mA	
WORD WRITE CURRENT: VPP SUPPLY	IPP4	50	20	mA	
BYTE WRITE CURRENT: Vcc SUPPLY	Icc10	20	45	mA	
BYTE WRITE CURRENT: VPP SUPPLY	IPP5	50	15	mA	
ERASE CURRENT: Vcc SUPPLY	Icc11	20	30	mA	
ERASE CURRENT: VPP SUPPLY	IPP6	50	15	mA	
ERASE SUSPEND CURRENT: Vcc SUPPLY (ERASE suspended)	Icc12	10	10	mA	4
ERASE SUSPEND CURRENT: VPP SUPPLY (ERASE suspended)	Ірр7	200	200	μA	

WRITE/ERASE CURRENT DRAIN (3.3V Vcc)

 $(0^{\circ}C \le T_A \le +70^{\circ}C; Vcc = +3.3V \pm 0.3V)$

		5V Vpp	12V Vpp		
PARAMETER/CONDITION	SYMBOL	MAX	MAX	UNITS	NOTES
WORD WRITE CURRENT: Vcc SUPPLY	Icc13	15	25	mA	
WORD WRITE CURRENT: VPP SUPPLY	IPP8	50	25	mA	
BYTE WRITE CURRENT: Vcc SUPPLY	Icc14	15	25	mA	
BYTE WRITE CURRENT: VPP SUPPLY	Ірр9	50	20	mA	
ERASE CURRENT: Vcc SUPPLY	Icc15	15	25	mA	
ERASE CURRENT: VPP SUPPLY	IPP10	50	25	mA	
ERASE SUSPEND CURRENT: Vcc SUPPLY (ERASE suspended)	Icc16	8	8	mA	4
ERASE SUSPEND CURRENT: VPP SUPPLY (ERASE suspended)	IPP11	200	200	μA	

NOTE: 1. WRITE operations are tested at Vcc/VPP voltages equal to or less than the previous ERASE, and READ operations are tested at Vcc voltages equal to or less than the previous WRITE operation.

- 2. Absolute WRITE/ERASE protection when VPP ≤ VPPLK.
- 3. When 5V Vcc and VPP are used, Vcc cannot exceed VPP by more than 500mV during WRITE and ERASE operations.
- 4. Parameter is specified when device is not accessed. Actual current draw will be Icc12 (5V Vcc) or Icc16 (3.3V Vcc) plus READ current if a READ is executed while the device is in erase suspend mode.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

TEST CONDITION 1 (5V)

 $(0^{\circ}C \le T_A \le +70^{\circ}C; Vcc = +5V \pm 10\%)$

AC CHARACTERISTICS		-{	B		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
WRITE cycle time	tWC	80		ns	1
WE# HIGH pulse width	tWPH	30		ns	1
CE# HIGH pulse width	^t CPH	30		ns	1
CE# pulse width	^t CP	50		ns	1
WE# pulse width	^t WP	50		ns	1

TEST CONDITION 2 (3.3V)

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = +3.3V \pm 0.3V)$

AC CHARACTERISTICS		-8	8		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
WRITE cycle time	tWC	110		ns	2
WE# HIGH pulse width	tWPH	20		ns	2
CE# HIGH pulse width	^t CPH	20		ns	2
Address setup time to WE# or CE# HIGH	^t AS	80		ns	2
Data setup time to WE# or CE# HIGH	^t DS	80		ns	2
WE# pulse width	^t WP	80		ns	2
CE# pulse width	^t CP	80		ns	2

NOTE: 1. Measurements tested under AC Test Condition 1.

2. Measurements tested under AC Test Condition 2.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#-CONTROLLED WRITES

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = +5V \pm 10\%)$

AC CHARACTERISTICS		-	8		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Address setup time to WE# HIGH	^t AS	50		ns	
Address hold time from WE# HIGH	^t AH	0		ns	
Data setup time to WE# HIGH	^t DS	50		ns	
Data hold time from WE# HIGH	^t DH	0		ns	
CE# setup time to WE# LOW	tCS	0		ns	
CE# hold time from WE# HIGH	^t CH	0		ns	
VPP setup time to WE# HIGH	^t VPS1	200		ns	1
VPP setup time to WE# HIGH	^t VPS2	100		ns	2
RP# HIGH to WE# LOW delay	^t RS	500		ns	
RP# at VHH or WP# HIGH setup time to WE# HIGH	^t RHS	100		ns	3
WRITE duration (WORD or BYTE WRITE)	^t WED1	6		μs	4
Boot BLOCK ERASE duration	^t WED2	300		ms	3, 4
Parameter BLOCK ERASE duration	tWED3	300		ms	4
Main BLOCK ERASE duration	^t WED4	600		ms	4
WE# HIGH to busy status (SR7 = 0)	tWB	200		ns	5
VPP hold time from status data valid	^t VPH	0		ns	4
RP# at VHH or WP# HIGH hold time from status data valid	^t RHH	0		ns	3
Boot block relock delay time	^t REL		100	ns	6

NOTE: 1. Measured with VPP = VPPH1 = 5V.

2. Measured with VPP = VPPH2 = 12V.

3. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.

4. WRITE/ERASE times are measured to valid status register data (SR7 = 1).

5. Polling status register before ^tWB is met may falsely indicate WRITE or ERASE completion.

6. ^tREL is required to relock boot block after WRITE or ERASE to boot block.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: CE#-CONTROLLED WRITES

(0°C \leq T_A \leq +70°C; Vcc = +5V \pm 10%)

AC CHARACTERISTICS	ARACTERISTICS				
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Address setup time to CE# HIGH	^t AS	50		ns	
Address hold time from CE# HIGH	^t AH	0		ns	
Data setup time to CE# HIGH	^t DS	50		ns	
Data hold time from CE# HIGH	^t DH	0		ns	
WE# setup time to CE# LOW	tWS	0		ns	
WE# hold time from CE# HIGH	tWH	0		ns	
VPP setup time to CE# HIGH	^t VPS1	200		ns	1
VPP setup time to CE# HIGH	^t VPS2	100		ns	2
RP# HIGH to CE# LOW delay	^t RS	500		ns	
RP# at VHH or WP# HIGH setup time to CE# HIGH	^t RHS	100		ns	3
WRITE duration (WORD or BYTE WRITE)	^t WED1	6		μs	4
Boot BLOCK ERASE duration	^t WED2	300		ms	3, 4
Parameter BLOCK ERASE duration	tWED3	300		ms	4
Main BLOCK ERASE duration	^t WED4	600		ms	4
CE# HIGH to busy status (SR7 = 0)	tWB	200		ns	5
VPP hold time from status data valid	^t VPH	0		ns	4
RP# at VHH or WP# HIGH hold time from status data valid	^t RHH	0		ns	3
Boot block relock delay time	^t REL		100	ns	6

NOTE: 1. Measured with VPP = VPPH1 = 5V.

2. Measured with VPP = VPPH2 = 12V.

3. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.

4. WRITE/ERASE times are measured to valid status register data (SR7 = 1).

5. Polling status register before ^tWB is met may falsely indicate WRITE or ERASE completion.

6. ^tREL is required to relock boot block after WRITE or ERASE to boot block.



PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE#-CONTROLLED WRITES

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = +3.3V \pm 0.3V)$

AC CHARACTERISTICS			8		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Address hold time from WE# HIGH	^t AH	0		ns	
Data hold time from WE# HIGH	^t DH	0		ns	
CE# setup time to WE# LOW	tCS	0		ns	
CE# hold time from WE# HIGH	^t CH	0		ns	
VPP setup time to WE# HIGH	^t VPS1	200		ns	1
VPP setup time to WE# HIGH	^t VPS2	100		ns	2
RP# HIGH to WE# LOW delay	^t RS	1,000		ns	
RP# at VHH or WP# HIGH setup time to WE# HIGH	^t RHS	200		ns	3
WRITE duration (WORD or BYTE WRITE)	^t WED1	6		μs	4
Boot BLOCK ERASE duration	^t WED2	300		ms	3, 4
Parameter BLOCK ERASE duration	^t WED3	300		ms	4
Main BLOCK ERASE duration	^t WED4	600		ms	4
WE# HIGH to busy status (SR7 = 0)	tWB	200		ns	5
VPP hold time from status data valid	^t VPH	0		ns	4
RP# at VHH or WP# HIGH hold time from status data valid	^t RHH	0		ns	3
Boot block relock delay time	^t REL		200	ns	6

WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: CE#-CONTROLLED WRITES

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = +3.3V \pm 0.3V)$

AC CHARACTERISTICS		-8			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Address hold time from CE# HIGH	^t AH	0		ns	
Data hold time from CE# HIGH	^t DH	0		ns	
WE# setup time to CE# LOW	tWS	0		ns	
WE# hold time from CE# HIGH	tWH	0		ns	
VPP setup time to CE# HIGH	^t VPS1	200		ns	1
VPP setup time to CE# LOW delay	^t VPS2	100		ns	2
RP# HIGH to CE# LOW delay	^t RS	1,000		ns	
RP# at VHH or WP# HIGH setup time to CE# HIGH	^t RHS	200		ns	3
WRITE duration (WORD or BYTE WRITE)	^t WED1	6		μs	4
Boot BLOCK ERASE duration	^t WED2	300		ms	3, 4
Parameter BLOCK ERASE duration	^t WED3	300		ms	4
Main BLOCK ERASE duration	^t WED4	600		ms	4
CE# HIGH to busy status (SR7 = 0)	tWB	200		ns	5
VPP hold time from status data valid	^t VPH	0		ns	4
RP# at VHH or WP# HIGH hold time from status data valid	^t RHH	0		ns	3
Boot block relock delay time	^t REL		200	ns	6

NOTE: 1. Measured with $V_{PP} = V_{PPH1} = 5V$.

2. Measured with $V_{PP} = V_{PPH2} = 12V$.

- 3. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.
- 4. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
- 5. Polling status register before ^tWB is met may falsely indicate WRITE or ERASE completion.
- 6. ^tREL is required to relock boot block after WRITE or ERASE to boot block.



WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

	5V Vpp		12V VPP							
	3.3\	/ Vcc	5V	Vcc	3.3V	Vcc	5V	Vcc		
PARAMETER	TYP	MAX	ТҮР	MAX	TYP	MAX	TYP	MAX	UNITS	NOTES
Boot/parameter BLOCK ERASE time	0.8	7	0.8	7	0.5	7	0.5	7	s	1
Main BLOCK ERASE time	2	14	2	14	1.1	14	1.1	14	s	1
Main BLOCK WRITE time (byte mode)	1.8	_	1.8	_	1	-	1	_	s	1, 2, 3
Main BLOCK WRITE time (word mode)	1.1	_	1.1	_	0.6	-	0.6	_	s	1, 2, 3


NOTE: 1. Typical values measured at $T_A = +25^{\circ}C$. 2. Assumes no system overhead.

3. Typical WRITE times use checkerboard data pattern.



512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY

PRELIMINARY



5V AND 3.3V TIMING PARAMETERS

	-8		
SYMBOL	MIN	MAX	UNITS
^t WC (5V) ⁴	80		ns
^t WC (3.3V) ⁵	110		ns
^t WPH (5V) ⁴	30		ns
^t WPH (3.3V) ⁵	20		ns
^t WP (5V) ⁴	50		ns
^t WP (3.3V) ⁵	80		ns
^t AS (5V)	50		ns
^t AS (3.3V) ⁵	80		ns
^t AH	0		ns
^t DS (5V)	50		ns
^t DS (3.3V) ⁵	80		ns
^t DH	0		ns
^t CS	0		ns
^t CH	0		ns

	-8		
SYMBOL	MIN	MAX	UNITS
tVPS1	200		ns
tVPS2	100		ns
^t RS (5V)	500		ns
^t RS (3.3V)	1,000		ns
^t RHS (5V)	100		ns
^t RHS (3.3V)	200		ns
^t WED1	6		μs
tWED2	300		ms
tWED3	300		ms
^t WED4	600		ms
tWB	200		ns
tVPH	0		ns
^t RHH	0		ns

NOTE: 1. Address inputs are "Don't Care" but must be held stable.


2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.

3. Either RP# at VHH or WP# HIGH unlocks the boot block.

- 4. Measurements tested under AC Test Condition 1, Vcc = 5V \pm 10%.
- 5. Measurements tested under AC Test Condition 2, Vcc = $3.3V \pm 0.3V$.



512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY



5V AND 3.3V TIMING PARAMETERS

	-8		
SYMBOL	MIN	MAX	UNITS
^t WC (5V) ⁴	80		ns
^t WC (3.3V) ⁵	110		ns
^t CPH (5V) ⁴	30		ns
^t CPH (3.3V) ⁵	20		ns
^t CP (5V) ⁴	50		ns
^t CP (3.3V) ⁵	80		ns
^t AS (5V)	50		ns
^t AS (3.3V) ⁵	80		ns
^t AH	0		ns
^t DS (5V)	50		ns
^t DS (3.3V) ⁵	80		ns
^t DH	0		ns
tWS	0		ns
^t WH	0		ns

	-8		
SYMBOL	MIN	MAX	UNITS
^t VPS1	200		ns
^t VPS2	100		ns
^t RS (5V)	500		ns
^t RS (3.3V)	1,000		ns
^t RHS (5V)	100		ns
^t RHS (3.3V)	200		ns
^t WED1	6		μs
tWED2	300		ms
tWED3	300		ms
^t WED4	600		ms
tWB	200		ns
tVPH	0		ns
^t RHH	0		ns

NOTE: 1. Address inputs are "Don't Care" but must be held stable.

2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.

3. Either RP# at VHH or WP# HIGH unlocks the boot block.


- 4. Measurements tested under AC Test Condition 1, Vcc = 5V \pm 10%.
- 5. Measurements tested under AC Test Condition 2, Vcc = $3.3V \pm 0.3V$.

PRELIMINARY 512K x 16, 1 MEG x 8 BOOT BLOCK FLASH MEMORY





B-1




NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


PRELIMINARY 512K x 16, 1 MEG x 8 **BOOT BLOCK FLASH MEMORY**



48-PIN PLASTIC TSOP I (12mm x 20mm) C-3



1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted. NOTE:





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron is a registered trademark of Micron Technology, Inc.