

© 1995 National Semiconductor Corporation TL/F/6136

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin	V_{SS} $-$ 0.3V to V_{SS} $+$ 12V
Operating Temperature	-25°C to +85°C
Storage Temperature	-65°C to +150°C
Junction Temperature	+ 150°C
Lead Temperature (Soldering, 10) sec.) 300°C

Power Dissipation at +25°C Molded DIP Package, Board Mount 2.5W* Molded DIP Package, Socket Mount 2.3W** *Molded DIP Package board mount, $\theta_{JA} = 49^{\circ}C/W$, Derate 20.4 mW/°C above 25°C.

**Molded DIP Package, socket mount, $\theta_{JA} = 54^{\circ}C/W$, Derate 18.5 mW/°C above 25°C.

Electrical Characteristics T_A within operating range, $V_{DD} = 4.75V$ to 11.0V, $V_{SS} = 0V$ unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Power Supply		4.75		11	V
Power Supply Current	Excluding Output Loads			7	mA
Input Voltages Logical "0" Level (V _L) Logical "1" Level (V _H)	\pm 10 μA Input Bias 4.75V \leq V_{DD} \leq 5.25V V_{DD} $>$ 5.25V	-0.3 2.2 V _{DD} - 2V		0.8 V _{DD} V _{DD}	V V V
Brightness Input (Note 2)		0		0.75	mA
Output Sink Current Segment OFF Segment ON	$\begin{array}{l} V_{OUT}=3.0V\\ V_{OUT}=1V~(Note~3)\\ Brightness~Input=0~\mu A\\ Brightness~Input=100~\mu A\\ Brightness~Input=750~\mu A \end{array}$	0 2.0 15	2.7	10 10 4 25	μA μA mA mA
Brightness Input Voltage (Pin 19)	Input Current 750 μA	3.0		4.3	V
Output Matching (Note 1)				±20	%
Clock Input Frequency, f _C High Time, t _h Low Time, t _l	(Notes 5 and 6)	950 950		500	kHz ns ns
Data Input Set-Up Time, t _{DS} Hold Time, t _{DH}		300 300			ns ns
Data Enable Input Set-Up Time, t _{DES}		100			ns


Note 1: Output matching is calculated as the percent variation (I_MAX + I_MIN)/2.


Note 2: With a fixed resistor on the brightness input pin, some variation in brightness will occur from one device to another. Maximum brightness input current can be 2 mA as long as Note 3 and junction temperature equation are complied with.

Note 3: See Figures 5, 6, and 7 for Recommended Operating Conditions and limits. Absolute maximum for each output should be limited to 40 mA.

Note 4: The V_{OUT} voltage should be regulated by the user. See Figures 6 and 7 for allowable V_{OUT} vs I_{OUT} operation.

Note 5: AC input waveform specification for test purpose: t_{r} \leq 20 ns, t_{f} \leq 20 ns, f = 500 kHz, 50% $\pm10\%$ duty cycle. Note 6: Clock input rise and fall times must not exceed 300 ns.





Functional Description

Both the MM5450 and the MM5451 are specifically designed to operate 4- or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 0.001 capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A block diagram is shown in *Figure 1*. For the MM5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the MM5450. The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of 400 Ω nominal value.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When the chip first powers ON an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 2 shows the pin-out of the MM5450 and MM5451. Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationships between data, clock and DATA ENABLE. A max clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than 1V V_{OUT}. The following equation can be used for calculations.

 $\mathsf{T}_{j}=(\mathsf{V}_{OUT})$ (I_LED) (No. of segments)($\theta_{JA})$ + T_{A} where:

 $T_{j} = junction temperature, 150^{\circ}C max$

 V_{OUT} = the voltage at the LED driver outputs


I_{LED} = the LED current

- $\theta_{\mathsf{JA}} = \mathsf{thermal} \mathsf{ coefficient} \mathsf{ of the package}$
- T_A = ambient temperature


 θ_{JA} (Socket Mount) = 54°C/W


 $\theta_{\rm JA}$ (Board Mount) = 49°C/W


The above equation was used to plot *Figure 5, Figure 6* and *Figure 7.*




4









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications