
LTR								R	EVISI	SNC										
						DESCR	IPTIO	N						DATE	(YR-MO-D	PA)		APPF	ROVED)
Α	Tech	nical c	hange	ges were made in table I, Editorial changes					s throu	ghout			90-	08-15		Wil	lliam K	. Heck	man	
В	Char	nges in	accord	ance w	ith NOI	R 5962	-R023-9	92.						91-	10-30		М	1onica I	L.Poelk	ing
С	Char	nges in	accord	ance w	ith NOI	R 5962	-R189-9	93.						93-	07-07		Joe Dupay			
D	Add	devices	03, 04	l, 05, aı	nd 06.	Editoria	al chan	ges thro	oughou	t.				94-	11-26		М	Monica L.Poelking		
E	Char	iges in	accord	ance w	ith NOI	R 5962	-R001-0	01 LT	G					00-	12-21		Thomas M. Hess			
F		ite boile ghout.		to the r	equirer	ments c	f MIL-F	PRF-38	535. E	ditorial	chang	es		01-	12-03		Thomas M. Hess			
G	Upda	ite boile	erplate	to curre	ent MIL	-PRF-3	8535 re	equiren	nents.	- CFS			ļ	07-	06-26		Т	Γhomas	s M. He	ess
		2																		
REV	G	G	G	G	G	G	G	G												
REV SHEET	G 35	G 36	G 37	G 38	G 39	G 40	G 41	G 42												
									G	G	G	G	G	G	G	G	G	G	G	G
SHEET	35	36	37	38	39	40	41	42	G 23	G 24	G 25	G 26	G 27	G 28	G 29	G 30	G 31	G 32	G 33	G 34
SHEET REV SHEET REV STATU	35 G 15	36 G	37 G	38 G	39 G 19	40 G	41 G	42 G												
SHEET REV SHEET	35 G 15	36 G	37 G	38 G 18	39 G 19	40 G	41 G 21	42 G 22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATU	35 G 15	36 G	37 G	38 G 18 RE\	39 G 19	40 G 20	41 G 21 G	42 G 22 G	23 G	24 G	25 G 5	26 G 6	27 G 7	28 G 8	29 G 9	30 G 10	31 G 11	32 G 12	33 G 13	34 G
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	35 G 15 S	36 G 16	37 G 17	38 G 18 RE\ SHE	39 G 19	40 G 20 D BY Tim BY	41 G 21 G	42 G 22 G	23 G	24 G	25 G 5	26 G 6	27 G 7 SE S	28 G 8 UPPL IBUS	29 G 9	30 G 10	31 G 11 COL	32 G 12	33 G 13	34 G
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR	35 G 15 S NDAI OCIRO AWIN	36 G 16	37 G 17	38 G 18 RE\ SHE PRE	39 G 19 / EET PAREI CKED	40 G 20 D BY Tim BY Tim	41 G 21 G 1 Noh	42 G 22 G 2	23 G	24 G 4	25 G 5	26 G 6	27 G 7 SSE S OLUM	28 G 8 UPPL BBUS	29 G 9 Y CEI	30 G 10 NTER O 4321	31 G 11 COLI 18-39 .mil	32 G 12	33 G 13	34 G
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWS FOR U DEPA	35 G 15 S INDAI OCIRO AWIN ING IS A JSE BY ARTMEN	36 G 16 CUIT G VAILA ALL ITS	37 G 17	38 G 18 RE\ SHE PRE CHE	39 G 19 / EET PAREI CKED ROVE	40 G 20 D BY Tim BY Tim D BY Iliam K	41 G 21 G 1 Noh Noh	42 G 22 G 2	23 G	24 G 4	25 G 5 D	26 G 6	27 G 7 SSE S OLUM http	28 G 8 UPPL IBUS o://ww	29 G 9 Y CEI OHIO	30 G 10 NTER D 4321 cc.dla	31 G 11 COLI 18-39 .mil	32 G 12 UMBU	33 G 13	34 G
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR U DEPA AND AGE DEPARTME	35 G 15 S INDAI OCIRO AWIN ING IS A JSE BY ARTMEN	36 G 16 CUIT G VAILA ALL ITS OF TH	37 G 17	38 G 18 RE\ SHE PRE CHE APP	39 G 19 / EET PAREI CKED ROVEI Wii	40 G 20 D BY Tim BY Tim D BY Iliam K	41 G 21 G 1 Noh Noh OVAL	42 G 22 G 2	23 G	24 G 4	25 G 5 D	26 G 6 EFEN CC	27 G 7 SSE S OLUM http	28 G 8 UPPL IBUS D://ww	29 G 9 Y CEI OHIO	30 G 10 NTER) 4321 cc.dla	31 G 11 COLU 18-39 .mil	32 G 12 UMBU	33 G 13	34 G

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	<u>Frequency</u>	<u>Circuit function</u>
01	M80C186	10 MHz	16-bit CHMOS microprocessor
02	M80C186	12.5 MHz	16-bit CHMOS microprocessor
03	M80C186XL	20 MHz	16-bit CHMOS microprocessor
04	M80C186XL	16 MHz	16-bit CHMOS microprocessor
05	M80C186XL	12.5 MHz	16-bit CHMOS microprocessor
06	M80C186XL	10 MHz	16-bit CHMOS microprocessor

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
Υ	See figure 1	68	Ceramic quad flatpack
Z	CMGA3-P68	68	Pin grid array

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Voltage on any pin (referenced to GND)	-1.0 V dc to +7.0 V dc
Maximum power dissipation (P _D)	1 W
Storage temperature range	
Thermal resistance, junction-to-case (θ_{JC}):	
Case Y	13°C/W
Case Z	See MIL-STD-1835
Junction temperature (T _J)	+150°C
Lead temperature (soldering, 5 seconds)	+260°C

1.4 Recommended operating conditions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the Qualifying Activity.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 and figure 1 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
 - 3.2.4 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 3

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions <u>1</u> /	Device	Group A	Lim	nits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
Low level input voltage, except X1	V _{IL}		All	1, 2, 3	-0.5	0.2V _{CC} -0.3	V
High level input voltage, all except X1, RES	V _{IH1}		01, 02	1, 2, 3	0.2V _{CC} +1.1	V _{CC} +0.5	V
			03-06		0.2V _{CC} +0.9	V _{CC} +0.5	
High level input voltage, at RES	V _{IH2}		All	1, 2, 3	3.0	V _{CC} +0.5	V
High level input voltage, at ARDY/SRDY	V _{IH3}		01, 02	1, 2, 3	0.2V _{CC} +1.3	V _{CC} +0.5	V
Low level output voltage	V _{OL}	$I_{OL} = 2.5 \text{ mA for } \overline{S0} - \overline{S2}$ $I_{OL} = 2.0 \text{ mA for all other outputs}$	All	1, 2, 3		0.45	V
High level output voltage	V _{OH}	I_{OH} = -200 μA at $0.8 V_{CC}$	01, 02	1, 2, 3	0.8V _{CC}	V _{cc} <u>2</u> /	V
		I_{OH} = -200 μ A at V_{CC} – 0.5 V	03-06		V _{CC} -0.5	V _{CC} <u>2</u> /	
		I _{OH} = -2.4 mA at 2.4 V	All		2.4	V _{CC} <u>2</u> /	
Power supply current 3/	I _{CC}	$V_{CC} = Max \underline{4}$	01	1, 2, 3		140	mA
			02			160	
			03		_	100	
			04		_	90	
			05			80	
			06			70	
Input leakage current	I _{IL}	0.45 V < V _{IN} < V _{CC}	All	1, 2, 3		±10	μА
Output leakage current	I _{OL}	0.45 V < V _{OUT} < V _{CC} <u>5</u> / At 0.5 MHz	All	1, 2, 3	_	±10	μА
Low level clock output	V _{CLO}	I _{CLO} = 4.0 mA	01, 02	1, 2, 3	_	0.5	V
voltage			03-06			0.45	
High level clock output	V _{CHO}	I _{CHO} = -500 μA	01, 02	1, 2, 3	0.8V _{CC}		V
voltage			03-06		V _{CC} -0.5		
Low level clock input voltage (X1)	V _{CLI}		All	1, 2, 3	-0.5	+0.6	V
High level clock input voltage (X1)	V _{CHI}		All	1, 2, 3	3.9	V _{CC} +0.5	V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 1/	Device	Group A subgroups	Limits		Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type		Min	Max	
Input capacitance	C _{IN}	See 4.3.1c	All	4		10	pF
I/O capacitance	C _{IO}	f = 1 MHz				20	
Functional test		See 4.3.1d	All	7, 8			
Data in set-up (A/D)	t _{DVCL}	See figure 4	01, 02	9, 10, 11	20		ns
			03		10		
			04-06		15		
Data in hold (A/D)	t _{CLDX}		01, 02	9, 10, 11	5		ns
			03-06		3		
ARDY resolution transition	t _{ARYCH}		01, 02	9, 10, 11	20		ns
set-up time 6/			03		10		
			04-06		15		
Asynchronous ready (ARDY)	t _{ARYLCL}		01, 02	9, 10, 11	30		ns
set-up time			03		15		
			04-06		25		
ARDY active hold time	t _{CLARX}		01, 02	9, 10, 11	15		ns
			03		10		
			04-06		15		
ARDY inactive hold time	t _{ARYCHL}		01, 02	9, 10, 11	15		ns
			03		10		
			04-06		15		
Synchronous ready (SRDY)	t _{SRYCL}		01, 02	9, 10, 11	20		ns
transition set-up time			03		10		
			04-06		15		
SRDY transition hold time	t _{CLSRY}		01, 02	9, 10, 11	20		ns
			03		10		
			04-06		15		
Hold set-up 6/	t _{HVCL}		01, 02	9, 10, 11	20		ns
			03		10		1
			04-06		15		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 6

		E I. <u>Electrical performar</u>						
Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +12$	25°C	Device type	Group A subgroups	L Min	imits Max	Unit
	1.	unless otherwise sp See figure 4	pecified	01, 02	9, 10, 11	20		no
INT _X , NMI, TEST, TMRIN set-up time 6/	t _{INVCH}	See ligure 4	-	01, 02	9, 10, 11	10		ns
301 up umo <u>u</u>			-		-			
DDO0 DDO1 set up time			-	04-06	9, 10, 11	15 20		
DRQ0, DRQ1 set-up time 6/	t _{INVCL}		-		9, 10, 11			ns
			-	03	-	10		
Address valid dalay	1		-	04-06	0.40.44	15	50	
Address valid delay	t _{CLAV}		-	01	9, 10, 11	5	50	ns
			-	02	-	5	37	
			-	03	_	1	27	
				04		1	33	
			-	05		3	36	
			<u>-</u>	06		3	44	
Address hold	t _{CLAX}		<u>_</u>	01, 02	9, 10, 11	0		ns
			_	03-06		0 <u>2</u> /		
Address float delay	t _{CLAZ}		_	01	9, 10, 11	t_{CLAX}	30	ns
				02		t_{CLAX}	25	
				03-04		t_{CLAX}	20	
				05		t_{CLAX}	25	
				06		t_{CLAX}	30	
Command lines float delay	t _{CHCZ}			01	9, 10, 11		40	ns
				02			33	
				03			25	
			ŀ	04	1		28	
			-	05	1		33	
			-	06	1		40	
Command lines valid delay	t _{CHCV}		-	01	9, 10, 11		45	ns
(after float)			-	02			37	
				03	┪		26	1
				04	-		32	
			_	05	-		36	+
			-	06	-		44	-
See footnotes at end of table	- 9.	ı						1
	NDARD	MANAG	SIZE A				5962-88	8501
MICROCIRO DEFENSE SUPPLY COLUMBUS,	CENTER	COLUMBUS		R	REVISION LEVI	ΞL	SHEET 7	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions <u>1</u> /	Device	Group A	Lim	its	Uni
		-55 °C ≤ T_C ≤ $+125$ °C unless otherwise specified	type	subgroups	Min	Max	
ALE width	t _{LHLL}	See figure 4	01, 02	9, 10, 11	t _{CLCL} -30		ns
			03-06]	t _{CLCL} -15		bracket
ALE active delay	t _{CHLH}		01	9, 10, 11		30	ns
			02			25	
			03-04	-		20	7
			05	-		25	7
			06	Ī		30	\mathbb{I}_{-}
ALE inactive delay	t _{CHLL}	1	01	9, 10, 11		30	ns
			02	-		25	
			03-04]		20	
			05]		25	
			06	-		30	
Address hold to ALE inactive	t _{LLAX}	See figure 4	01	9, 10, 11	t _{CHCL} -20		ns
			02]	t _{CHCL} -15		
		Equal loading	03	- 	t _{CHCL} -10		
		See figure 4	04-06	Ī	t _{CHCL} -15		1
Data valid delay	t _{CLDV}	See figure 4	01	9, 10, 11	5	40	n
			02]	5	36	
			03	-	1	27	
			04	1	1	33	
			05	1	3	36	1
			06	1	3	40	1
Data hold time	t _{CLDOX}		01, 02	9, 10, 11	3		n
			03, 04	-	1		
			05, 06	-	3		
Data hold after WR (min)	t _{WHDX}	See figure 4	01	9, 10, 11	t _{CLCL} -34		n
,			02		t _{CLCL} -20		
	Equal lo	Equal loading	03]	t _{CLCL} -15		
		See figure 4	04-05		t _{CLCL} -20		
			06		t _{CLCL} -34		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions <u>1</u> /	Device	Group A	Lim	its	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
WR inactive to DEN	t_{WHDEX}	See figure 4	01, 02	9, 10, 11	t _{CLCH} -10		ns
inactive		Equal loading See figure 4	03-06		t _{CLCH} -10		
WR inactive to ALE high	t _{WHLH}	See figure 4	01, 02	9, 10, 11	t _{CLCH} -14		ns
		Equal loading See figure 4	03-06		t _{CLCH} -14		
Control active delay 1	t _{CVCTV}	See figure 4	01	9, 10, 11	3	56	ns
			02		3	47	
			03		1	22	
			04		1	31	
			05		3	37	
			06		3	44	
Control active delay 2	t _{CHCTV}		01	9, 10, 11	5	44	ns
			02		5	37	
			03		1	22	
			04		1	31	
			05		3	37	
			06		3	44	
Control inactive delay	t _{CVCTX}		01	9, 10, 11	3	44	ns
			02		3	37	
			03		1	25	
			04		1	31	
			05		3	37	
			06		3	44	
DEN inactive delay	t_{CVDEX}		01	9, 10, 11	5	56	ns
(nonwrite cycle)			02		5	47	
			03		1	22	
			04		1	31	
			05		3	37	
			06		3	44	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 1/	Device	Group A	Lim	its	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
Address float to $\overline{\text{RD}}$ active $\underline{2}/$	t _{AZRL}	See figure 4	All	9, 10, 11	0		ns
RD active delay	t _{CLRL}		01	9, 10, 11	5	44	ns
			02		5	37	
			03		1	27	
			04		1	31	
			05		3	37	
			06		3	44	
RD inactive delay	t _{CLRH}		01	9, 10, 11	5	44	ns
			02		5	37	
			03		1	27	
			04		1	31	
			05		3	37	
			06		3	44	
RD inactive to ALE high	t _{RHLH}	See figure 4	01, 02	9, 10, 11	t _{CLCH} -14		ns
		Equal loading See figure 4	03-06		t _{CLCH} -14		
RD inactive to address	t _{RHAV}	See figure 4	01	9, 10, 11	t _{CLCL} -40		ns
active (min)			02		t _{CLCL} -20		
		Equal loading See figure 4	03-06		t _{CLCL} -15		
HLDA valid delay	t _{CLHAV}	See figure 4	01	9, 10, 11	3	40	ns
			02		3	33	
			03		1	22	
			04		1	25	
			05		3	33	
			06		3	40	
RD pulse width (min)	t _{RLRH}		01	9, 10, 11	2t _{CLCL} -46		ns
			02		2t _{CLCL} -40		
			03		2t _{CLCL} -20		
			04-05		2t _{CLCL} -25		
			06		2t _{CLCL} -30		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 1/	Device	Group A	Lim	its	Uni
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
WR pulse width (min)	t _{WLWH}	See figure 4	01	9, 10, 11	2t _{CLCL} -34		ns
			02		2t _{CLCL} -30		
			03		2t _{CLCL} -20		
			04-05		2t _{CLCL} -25		
			06		2t _{CLCL} -30		
Address valid to ALE low	t _{AVLL}	See figure 4	01	9, 10, 11	t _{CLCH} -19		ns
(min)			02		t _{CLCH} -15		
		Equal loading	03		t _{CLCH} -10		
		See figure 4	04-05		t _{CLCH} -15		
			06		t _{CLCH} -18		
Status active delay t _{CHSV}	t _{CHSV}	See figure 4	01	9, 10, 11	5	45	ns
			02		5	35	
			03		1	25	
			04		1	31	
			05		3	35	
			06		3	45	
Status inactive delay	t _{CLSH}		01	9, 10, 11	5	50	ns
			02		5	35	
			03		1	25	
			04		1	30	
			05		3	35	
			06		3	46	
Timer output delay	t _{CLTMV}	C _L = 100 pF maximum at 10 MHz See figure 4	01	9, 10, 11		48	ns
		See figure 4	02			40	
			03			22	
			04			27	1
			05			33	
			06			40	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	11

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions <u>1</u> /	Device	Group A	Lin	nits	Uni
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
Reset delay	t _{CLR0}	See figure 4	01	9, 10, 11		48	ns
			02			40	
			03			22	
			04			27	
			05			33	
			06			40	
Queue status delay	t _{CHQSV}		01-02	9, 10, 11		28	ns
			03			27	
			04			30	
			05			32	
			06			37	
RES set-up	t _{RESIN}		03-06	9, 10, 11	15		ns
Status hold time	t _{CHDX}		01-02	9, 10, 11	5		ns
Address valid to clock high	t _{AVCH}		All	9, 10, 11	0		ns
LOCK valid/invalid delay	t _{CLLV}		01	9, 10, 11	3	45	ns
•			02		3	40	
			03		1	22	
			04		1	35	
			05		3	37	
			06		3	40	
DEN inactive to DT/R low	t _{DXDL}	See figure 4	01, 02	9, 10, 11	0		ns
		Equal loading See figure 4	03-06		0		
Chip-select active delay	t _{CLCSV}	See figure 4	01	9, 10, 11		45	ns
			02			33	
			03		1	25	
			04		1	30	
			05		3	33	
			06		3	42	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	12

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 1/	Device	Group A	Lim	its	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type	subgroups	Min	Max	
Chip-select hold from	t _{CXCSX} See fi	See figure 4	01, 02	9, 10, 11	t _{CLCH} -10		ns
command inactive		Equal loading See figure 4	03-06		t _{CLCH} -10		
Chip-select inactive delay	t _{CHCSX}	See figure 4	01	9, 10, 11	5	40	ns
			02		5	36	
			03		1	20	
			04		1	35	
			05		3	30	
			06		3	35	
CLKIN period	t _{CKIN}		01	9, 10, 11	50	1000	ns
			02		40	1000	
			03		25	8	
			04		31.25	8	
			05		40	8	
			06		50	8	
RD valid to clock high	t _{RVCH}		01, 02	9, 10, 11	25		ns
Chip select valid to ALE low	t _{CSVLL}		01, 02	9, 10, 11	t _{CLCH} -14		ns
CLKIN fall time 2/	t _{CKHL}	3.5 V to 1.0 V See figure 4 <u>7</u> /	All	9, 10, 11		5	ns
CLKIN rise time 2/	t _{CKLH}	1.0 V to 3.5 V See figure 4 <u>7</u> /	All	9, 10, 11		5	ns
CLKIN low time	t _{CLCK}	At 1.5 V	01	9, 10, 11	23		ns
		See figure 4 <u>7</u> / <u>8</u> /	02		18		
			03		10	∞	
			04		13	∞	
			05		16	8	
			06		20	8	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 13

	TABLE	E I. Electrical performance charact	eristics - (Continued.			
Test	Symbol	Conditions 1/	Device		Limits		Unit
		$-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified	type	subgroups	Min	Max	
CLKIN high time	t _{CHCK}	At 1.5 V	01	9, 10, 11	23		ns
		See figure 4 <u>7</u> / <u>8</u> /	02		18		
			03		10	∞	
			04		13	8	
			05		16	8	
			06		20	∞	
CLKIN to CLKOUT skew	t _{CICO}	See figure 4	01	9, 10, 11		25	ns
			02			21	
			03-04			17	
			05			21	
			06			25	
CLKOUT period	t _{CLCL}		01	9, 10, 11	100	2000	ns
			02		80	2000	
			03		50	8	
			04		62.5	8	
			05		80	8	
			06		100	∞	
CLKOUT low time	t _{CLCH}	At 1.5 V	01	9, 10, 11	0.5t _{CLCL} -8		ns
		$C_L = 100 \text{ pF}$ See figure 4 $\frac{7}{}$	02		0.5t _{CLCL} -7		
			03-05		0.5t _{CLCL} -5		
			06		0.5t _{CLCL} -6		
CLKOUT high time	t _{CHCL}		01	9, 10, 11	0.5t _{CLCL} -8		ns
			02		0.5t _{CLCL} -7		
			03-05		0.5t _{CLCL} -5		
			06		0.5t _{CLCL} -6		
CLKOUT rise time	t _{CH1CH2}	1.0 V to 3.5 V See figure 4 <u>7</u> /	01, 02	9, 10, 11		10	ns
		See ligule 4 <u>II</u>	03			8	_
			04-06			10	<u> </u>
CLKOUT fall time	t _{CL2CL1}	3.5 V to 1.0 V See figure 4 <u>7</u> /	01, 02	9, 10, 11		10	ns
		Occompane 4 11	03			8	1
			04-06			10	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	14


TABLE I. <u>Electrical performance characteristics</u> - Continued.

 $\underline{1}$ / V_{CC} = 5.0 V ±5% for device types 01 and 02 and V_{CC} = 5.0 V ±10% for device types 03 through 06.

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless specified. For device type 01, the outputs are measured with $C_L = 50 - 200$ pF (10 MHz). For device type 02, $C_L = 50 - 100$ pF (12.5 MHz). For device types 03 through 06, all outputs test conditions are with $C_L = 50$ pF unless noted. For ac tests, input $V_{IL} = 0.45$ V and $V_{IH} = 2.4$ V except at X1 where $V_{IH} = V_{CC} - 0.5$ V. See figure 4.

- 2/ Guaranteed if not tested to the limits specified.
- $\underline{3}$ / Power save current (I_{PS}) at +25°C with V_{CC} = 5.0 V is typically 10 mA per MHz + 20 mA.
- 4/ Current is measured with the device in RESET with X1 and X2 driven and all other nonpower pins open.
- 5/ Pins being floated during HOLD or by invoking the ONCE mode.
- 6/ To guarantee recognition at next CLK.
- 7/ Voltages indicated refer to voltage measurements on waveforms on figure 4.
- 8/ t_{CLCK} and t_{CHCK} (CLKIN low and high times) should not have a duration less than 45 percent of t_{CKIN}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	15



Case Y					
0 1 1	Inches			neters	
Symbol	Min	Max	Min	Max	
А	.080	.106	2.03	2.69	
В	.016	.020	0.41	0.51	
B ₁	.040	.060	1.02	1.52	
B ₂	.030	.040	0.76	1.02	
B ₃	.005	.020	0.13	0.51	
С	.008	.012	0.20	0.31	
D	1.640	1.870	41.66	47.50	
D ₁	.935	.970	23.75	24.64	
D_2	.800	BSC	20.32 BSC		
e ₁	.050	BSC	1.27 BSC		
L	.375	.450	9.53	11.43	
L ₁	.040	.060	1.02	1.52	
N	6	68		8	
S	.066	.087	1.68	2.21	
S ₁	.050		1.27		

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	17

Device type	All					
Case outline			Υ			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1	V _{CC}	24	S2	47	PCS5 /A1	
2	AD4	25	S1	48	PCS4	
3	AD12	26	S0	49	PCS3	
4	AD5	27	HLDA	50	PCS2	
5	AD13	28	HOLD	51	PCS1	
6	AD6	29	SRDY	52	V _{SS}	
7	AD14	30	LOCK	53	PCS0	
8	AD7	31	TEST	54	RES	
9	AD15	32	NMI	55	TMR OUT 1	
10	A16/S3	33	INT0	56	TMR OUT 0	
11	A17/S4	34	INT1	57	TMR IN 1	
12	A18/S5	35	V _{cc}	58	TMR IN 0	
13	A19/S6	36	INT2/INTA0	59	DRQ1	
14	BHE /S7	37	INT3/INTA1	60	DRQ0	
15	WR /QS1	38	DT/R	61	AD0	
16	RD/QSMD	39	DEN	62	AD8	
17	ALE/QS0	40	MCS0	63	AD1	
18	V _{SS}	41	MCS1	64	AD9	
19	X1	42	`MCS2	65	AD2	
20	X2	43	MCS3	66	AD10	
21	RESET	44	UCS	67	AD3	
22	CLKOUT	45	LCS	68	AD11	
23	ARDY	46	PCS6 /A2	_		


FIGURE 2. <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	18

Device type	All					
Case outline			Z			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
A2	A16/S3	C11	SRDY	J10	MCS0	
A3	A18/S5	D1	AD13	J11	MCS1	
A4	BHE /S7	D2	AD5	K1	AD0	
A5	RD/QSMD	D10	LOCK	K2	DRQ1	
A6	V _{SS}	D11	TEST	K3	TMR IN 1	
A7	X2	E1	AD12	K4	TMR OUT 1	
A8	CLKOUT	E2	AD4	K5	PCS0	
A9	S2	E10	NMI	K6	PCS1	
A10	S 0	E11	INT0	K7	PCS3	
B1	AD15	F1	V _{cc}	K8	PCS5 /A1	
B2	AD7	F2	AD11	K9	LCS	
В3	A17/S4	F10	INT1	K10	MCS2	
B4	A19/S6	F11	V _{cc}	K11	MCS3	
B5	WR /QS1	G1	AD3	L2	DRQ0	
B6	ALE/QS0	G2	AD10	L3	TMR IN 0	
В7	X1	G10	INT2/INTA0	L4	TMR OUT 0	
B8	RESET	G11	INT3/INTA1	L5	RES	
В9	ARDY	H1	AD2	L6	V _{SS}	
B10	S1	H2	AD9	L7	PCS2	
B11	HLDA	H10	DT/R	L8	PCS4	
C1	AD14	H11	DEN	L9	PCS6 /A2	
C2	AD6	J1	AD1	L10	ŪCS	
C10	HOLD	J2	AD8			

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19









FIGURE 4. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 22




NOTES:


- 1. Following a write cycle, the local bus is floated by the devices only when the devices enter a "hold acknowledge" state.
- 2. INTA occurs one clock later in slave mode.
- 3. Status inactive just prior to T₄.
- 4. Latched A1 and A2 have the same timings as $\overline{PCS5}$ and $\overline{PCS6}$.
- 5. For write cycle followed by read.

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 23



ASYNCHRONOUS SIGNAL RECOGNITION



QUEUE STATUS TIMING




FIGURE 4. <u>Timing waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 24





FIGURE 4. <u>Timing waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 25

TIMER TIMING






FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 26

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3 or 2, 8A, 10

^{*} PDA applies to subgroup 1.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- d. Subgroups 7 and 8 shall include verification of the instruction set (see table III).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 27

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table IV herein.
- 6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	28

Function		Format	t		Clock cycles	Comments
DATA TRANSFER						
MOV = Move:						
Register to register/memory	1000100w	mod reg r/m			2/12	
Register/memory to register	1000101w	mod reg r/m			2/9	
Immediate to register/memory	1000111w	mod 0 0 0 r/m	data	data if w = 1	12-13	8/16-bit
Immediate to register	1011w reg	data	data if w = 1		3-4	8/16-bit
Memory to accumulator	1010000w	addr-low	addr-high	1	8	
Accumulator to memory	1010001w	addr-low	addr-high	1	9	
Register/memory to segment register	10001110	mod 0 reg r/m		J	2/9	
Segment register to	10001110	mod 0 reg r/m	1		2/11	
register/memory		-	1			
PUSH = Push:			¬			
Memory	11111111	mode 1 1 0 r/m			16	
Register	01010 reg				10	
Segment register	0 0 0 reg 1 0 1			¬	9	
Immediate	011010s0	data	data if s = 0		10	
PUSHA = Push All	01100000				36	
POP = Pop:			-			
Memory	10001111	mode 1 1 0 r/m			20	
Register	0 1 0 1 1 reg				10	
Segment register	0 0 0 reg 1 1 1	(reg ≠ 0)			8	
POPA = Pop All	01100000]			51	
XCHG = Exchange:						
Register/memory with register	1000011w	mode reg r/m			4/17	
Register with accumulator	10010 reg		•		3	
IN = Input from:						
Fixed port	1110010w	port			10	
Variable port	1110110w		,		8	
OUT = Output to:						
Fixed port	1110011w	port			9	
Variable port	1110111w	-	ı		7	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	29

TABLE III. <u>Instruction set summary</u> - Continued.

Function		Format				
DATA TRANSFER – Continued						
XLAT = Translate byte to AL	11010111				11	
LEA = Load EA to register	10001101	mod reg r/m			6	
LDS = Load pointer to DS	11000101	mod reg r/m	(mod ≠ 11)		18	
LES = Load pointer to ES	11000100	mod reg r/m	(mod ≠ 11)		18	
LAHF = Load AH with flags	10011111		_		2	
SAHF = Store AH into flags	10011110				3	
PUSHF = Push flags	10011100	=			9	
POPF = Pop flags	10011101	- 			8	
SEGMENT = Segment override:		-				
cs	00101110				2	
ss	00110110				2	
DS	00111110				2	
ES	00100110				2	
ARITHMETIC						
ADD = Add:						
Reg/memory with register to either	000000dw	mod reg r/m			3/10	
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if sw = 01	4/16	
Immediate to accumulator	0 0 0 0 0 1 0 w	data	data if w = 1		3/4	8/16-bit
ADC = Add with carry:			-	_		
Reg/memory with register to either	000100dw	mod reg r/m			3/10	
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if sw = 01	4/16	
Immediate to accumulator	0001010w	data	data if w = 1		3/4	8/16-bit
INC = Increment:	<u>.</u>	•	1	⊣		
Register/memory	1111111w	mod 0 0 0 r/m			3/15	
Register	01000 reg		-		3	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	30

	TABLE III.	Instruction set sum	mary - Continue	d.		
Function		Format				
ARITHMETIC – Continued						
CUD Culativa etc						
SUB = Subtract: Reg/memory and register to	001010dw	mod reg r/m]		3/10	
either	OOTOTOGW	mod reg i/m			3/10	
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if sw = 01	4/16	
Immediate from accumulator	0010110w	data	data if w = 1		3/4	8/16-bit
SBB = Subtract with borrow:				_		
Reg/memory and register to	000110dw	mod reg r/m			3/10	
either		_	_			
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if sw = 01	4/16	
Immediate from accumulator	0001110w	data	data if w = 1		3/4	8/16-bit
DEC = Decrement:			_			
Register/memory	1111111w	mod 0 0 1 r/m			3/15	
Register	01001 reg				3	
CMP = Compare:		_				
Register/memory with register	0011101w	mod reg r/m			3/10	
Register with register/memory	0011100w	mod reg r/m	=		3/10	
Immediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if sw = 01	3/10	
Immediate with accumulator	0011110w	data	data if w = 1		3/4	8/16-bit
NEG = Change sign	1111011w	mod 0 1 1 r/m		_	3/10	
register/memory		1				
AAA = ASCII adjust for add	00110111	-			8	
DAA = Decimal adjust for add	00100111				4	
AAS = ASCII adjust for subtract	00111111				7	
<pre>DAS = Decimal adjust for subtract</pre>	00101111				4	
MUL = Multiply (unsigned):	1111011w	mod 1 0 0 r/m				
Register-Byte			=		26-28	
Register-Word					35-37	
Memory-Byte					32-34	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 31

41-43

Memory-Word

	TABLE III.	Instruction	set sumr	<u>mary</u> - Coı	ntinue	ed.			
Function	Format							ock cles	Comments
ARITHMETIC – Continued									
IMUL = Integer multiply	1111011w	mod 1 0 1	r/m						
(signed):									
Register-Byte							25	-28	
Register-Word							34	-37	
Memory-Byte							31	-34	
Memory-Word							40	-43	
IMUL = Integer immediate	011010s1	mod reg	r/m	data		data if $s = 0$		25/	
multiply (signed):							29	-32	
DIV = Divide (unsigned):	1111011w	mod 1 1 0) r/m						
Register-Byte								:9	
Register-Word								8	
Memory-Byte								5	
Memory-Word	Г						4	4	
IDIV = Integer divide (signed):	1111011w	mod 1 1 1	r/m						
Register-Byte								-52	
Register-Word								-61	
Memory-Byte								-58	
Memory-Word								-67	
AAM = ASCII adjust for multiply	11010100	000010					1	9	
AAD = ASCII adjust for divide	11010101	000010	010				1	5	
CBW = Convert byte to word	10011000						2	2	
CWD = Convert word to double word	10011001							4	
LOGIC									
Shift/Rotate instructions:									
Register/memory by 1	1101000w	mod TTT	r/m				2/	15	
Register/memory by CL	1101001w	mod TTT	r/m				5+n/	17+n	
Register/memory by count	1100000w	mod TTT	r/m	count			5+n/	17+n	
		001 R 010 R 011 R 100 SHL 101 SI	OL OR CL CR						
STAND	ARD		SI	ZE				596	62-88501

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	32

TABLE III. <u>Instruction set summary</u> - Continued.						
Function		Forma	t		Clock cycles	Comments
LOGIC - Continued						
AND = And:						
Reg/memory and register to either	0 0 1 0 0 0 d w	mod reg r/m			3/10	
Immediate to register/memory	100000w	mod 1 0 0 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0010010w	data	data if w = 1		3/4	8/16-bit
TEST = And function to flags, no result:			•	-		
Register/memory and register	1000010w	mod reg r/m			3/10	
Immediate data and	1111011w	mod 0 0 0 r/m	data	data if w = 1	4/10	
register/memory				1		
Immediate data and	1010100w	data	data if $w = 1$		3/4	8/16-bit
accumulator OR = Or:						
Reg/memory and register to either	0 0 0 0 1 0 d w	mod reg r/m			3/10	
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0000110w	data	data if w = 1		3/4	8/16-bit
XOR = Exclusive or:		1		_		
Reg/memory and register to either	001100dw	mod reg r/m			3/10	
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0011010w	data	data if w = 1		3/4	8/16-bit
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m		<u>-</u>	3/10	
STRING MANIPULATION						
MOVS = Move byte/word	1010010w]			14	
CMPS = Compare byte/word	1010011w				22	
SCAS = Scan byte/word	1010111w	1			15	
LODS = Load byte/wd to ALAX	1010110w	1			12	
STOS = Store byte/wd from ALA	1010101w	1			10	
INS = Input byte/wd from DX	0110110w	1			14	
port OUTS = Output byte/wd to DX	0110111w]			14	
port						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 33

	TABLE III.	Instruction set sumn	nary - Continued.		
Function		Format		Clock cycles	Comments
STRING MANIPULATION – Continued					
Repeated by count in CX					
MOVS = Move string	11110010	1010010w		8+8n	
CMPS = Compare string	1111001z	1010011w		5+22n	
SCAS = Scan string	1111001z	1010111w		5+15n	
LODS = Load string	11110010	1010110w		6+11n	
STOS = Store string	11110010	1010101w		6+9n	
INS = Input string	11110010	0110110w		8+8n	
OUTS = Output string	11110010	0110111w		8+8n	
CONTROL TRANSFER			,		
CALL = Call:					
Direct within segment	11101000	disp-low	disp-high	15	
Register/memory indirect within segment	11111111	mod 0 1 0 r/m		13/19	
Direct intersegment	10011010	segment o	offset	23	
		segment se	elector		
Indirect intersegment	1111111	mod 0 1 1 r/m	(mod ≠ 11)	38	
JMP = Unconditional jump:			•		
Short/long	11101011	disp-low		14	
Direct within segment	11101001	disp-low	disp-high	14	
Register/memory indirect within segment	11111111	mod 1 0 0 r/m		11/17	
Direct intersegment	11101010	segment of	offset	14	
		segment se	elector		
Indirect intersegment	11111111	mod 1 0 1 r/m	(mod ≠ 11)	26	
RET = Return from call:			ı		
Within segment	11000011]		16	
Within seg adding immed to SP	11000010	data-low	data-high	18	
Intersegment	11001011			22	
Intersegment adding	11001010	data-low	data-high	25	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	34

Function		Format			Clock cycles	Comments
CONTROL TRANSFER – Continued						
JE/JZ = Jump on equal/zero	01110100	disp			4/13	JMP not
JL/JNGE = Jump on less/not greater or equal	01111100	disp			4/13	taken/JMP taken
JLE/JNG = Jump on less or equal/not greater	01111110	disp			4/13	
JB/JNAE = Jump on below/not above or equal	01110010	disp			4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp			4/13	
JP/JPE = Jump on parity/parity even	01111010	disp			4/13	
JO = Jump on overflow	01110000	disp			4/13	
JS = Jump on sign	01111000	disp			4/13	
JNE/JNZ = Jump on not equal/ not zero	01110101	disp			4/13	
JNL/JGE = Jump on not less/greater or equal	01111101	disp			4/13	
JNLE/JG = Jump on not less or equal/greater	01111111	disp			4/13	
JNB/JAE = Jump on not below/above or equal	01110011	disp			4/13	
JNBE/JA = Jump on not below or equal/above	01110111	disp			4/13	
JNP/JPO = Jump on not par/par odd	01111011	disp			4/13	
JNO = Jump on not overflow	01110001	disp			4/13	
JNS = Jump on not sign	01111001	disp			4/13	
JCXZ = Jump on CX zero	11100011	disp			5/15	
LOOP = Loop CX times	11100010	disp			6/16	LOOP not taken/LOOP
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp			6/16	taken
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp		1	6/16	
ENTER = Enter procedure	11001000	data-low	data-high	L		
L = 0 L = 1 L > 1					15 25 22+16(n-1)	
LEAVE = Leave procedure	11001001				8	
INT = Interrupt:		T	7			
Type specified	11001101	type			47	
Type 3	11001100				45	if INT. taken/if INT.
INTO = Interrupt on overflow	11001110				48/4	not taken

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 35

TABLE III	Instruction set summar	v - Continued

Function		Format	Clock cycles	Comments
CONTROL TRANSFER – Continued				
IRET = Interrupt return	11001111		28	
BOUND = Detect value out of range	01100010	mod reg r/m	33-35	
PROCESSOR CONTROL				
CLC = Clear carry	11111000		2	
CMC = Complement carry	11110101		2	
STC = Set carry	11111001		2	
CLD = Clear direction	11111100		2	
STD = Set direction	11111101		2	
CLI = Clear interrupt	11111010		2	
SLI = Set interrupt	11111011		2	
HLT = Halt	11110100		2	
WAIT = Wait	10011011		6	if $\overline{\text{test}} = 0$
LOCK = Bus lock prefix	11110000		2	
ESC = Processor extension escape	11011TTT	mod LLL r/m	6	
	(TTT LLL are opc	code to processor extension)		

NOTES:

The effective address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0^* , disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-88501
		REVISION LEVEL G	SHEET 36

TABLE III. Instruction set summary - Continued.

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

* Except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

Segment override prefix

0 0 1 reg 1 1 0

reg is assigned according to the following:

reg	Segment Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 RH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	37

TABLE IV. Pin description.

Symbol	Name and Function
V _{CC}	System power: +5 volt power supply.
V _{SS}	System ground.
RESET	Reset output indicates that the device CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the RES signal. Reset goes inactive 2 clockout periods after RES goes inactive. When tied to the TEST/BUSY pin, Reset forces the devices into enhanced mode.
X1, X2	Crystal inputs, X1 and X2, provide an external connections for a fundamental mode or third overtone parallel resonant crystal for the internal oscillator. X1 can interface to an external clock instead of a crystal. In this case, minimize the capacitance on X2 or drive X2 with complemented X1. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT).
CLKOUT	Clock output provides the system with a 50 percent duty cycle waveform. All device pin timings are specified relative to CLKOUT. CLKOUT has sufficient MOS drive capabilities for the numeric processor extension.
RES	System reset causes the device to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the device clock. The device begins fetching instructions approximately 61/2 clock cycles after $\overline{\text{RES}}$ is returned HIGH. For proper initialization, V_{CC} must be within specifications and the clock signal must be stable for more than 4 clocks with $\overline{\text{RES}}$ held low. $\overline{\text{RES}}$ is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on $\overline{\text{RES}}$ generation via an RC network. When $\overline{\text{RES}}$ occurs, the device will drive the status lines to an inactive level for one clock, and then float them.
TEST /BUSY	The TEST pin is sampled during and after reset to determine whether the device is to enter compatible or enhanced mode. Enhanced mode requires TEST to be high on the rising edge of RES and low four clocks later. Any other combination will place the device in compatible mode. A weak internal pullup insures a high state when the pin is not driven. TEST, in compatible mode, this pin is configured to operate as TEST. This pin is examined by the WAIT instruction. If the TEST input is high when WAIT execution begins, instruction execution will suspend. TEST will be resampled every five clocks until it goes low, at which time execution will resume. If interrupts are enabled while the device is waiting for TEST, interrupts will be serviced. BUSY, in enhanced mode, this pin is configured to operate as BUSY. The BUSY input is used to notify the device of numerics processor extension activity. Floating point instructions executing in the device sample the BUSY pin to determine when the numeric processor is ready to accept a new coninand.
TMR IN 0, TMR IN 1	BUSY is active high. Timer inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active high (or low-to-high transitions are counted) and internally synchronized. Timer outputs are used to provide single pulse or continuous waveform generation, depending upon the
TMR OUT 1 DRQ0, DRQ1	timer mode selected. DMA request is driven high by an external device when it desires that a DMA (channel 0 or 1) perform a transfer. These signals are active high, level-triggered, and internally synchronized.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 38

Symbol	Name and Function								
NMI	Nonmaskable interrupt is an edge-triggered input which causes a type 2 interrupt. NMI is not maskable internally. A transition from a low to high initiates the interrupt at the next instruction boundary. NMI is latched internally. An NMI duration of one clock or more will guarantee service. This input is internally synchronized.								
INT0, INT1, INT2/INTA0, INT3/INTA1	inputs, th be config inputs ma interrupt	Maskable interrupt requests can be requested by activating one of these pins. When configured as inputs, these pins are active high. Interrupt requests are synchronized internally. INT2 and INT3 may be configured via software to provide active-low interrupt-acknowledge output signals. All interrupt inputs may be configured via software to be either edge- or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When slave mode is selected, the function of these pins changes.							
A19/S6, A18/S5, A17/S4, A16/S3	during T₁		are active high	rcle status (3-6) reflect $_{\rm o}$. During ${\rm T_2,T_3,T_w,an}$					
				Low	High				
			S6	Processor cycle	DMA cycle				
	S3, S4, a	S3, S4, and S5 are defined as LOW during T ₂ -T ₄ .							
AD ₁₅ – AD ₀				ute the time multiplexed	memory or I/O addre	ess (T ₁) and data			
	$(T_2, T_3, T_w, \text{ and } T_4)$ bus. The bus is active high A_0 is analogous to \overline{BHE} for the lower byte of the dabus, pins D_7 through D_0 . It is low during T_1 when a byte is to be transferred onto the lower portion obus in memory of I/O operations.								
BHE /S7	significan transferre during ho	The BHE (bus high enable) signal is analogous to A0 in that it is used to enable data on to the most significant half of the data bus, pins D15-D8. BHE will be low during T ₁ when the upper byte is transferred and will remain low through T ₃ and T _w . BHE does not need to be latched. BHE will float during hold or reset. In enhanced mode, BHE will also be used to signify DRAM refresh cycles. A refresh cycle is indicated by BHE and A0 being high.							
		BHE and A0 encodings							
		BHE value	A0 value		Function				
		0	0	Word tranfer					
		0	1	Byte transfer on uppe	er half of data bus (D1	15-D8)			
		1	0	Byte transfer on lowe	r half of data bus (D7	'-D0)			
		1	1	Refresh					
ALE/QS0	Address latch enable/queue status 0 is provided by the device to latch the address. ALE is active high. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle. The trailing edge is generated off the CLKOUT rising edge in T ₁ . Note that ALE is never floated.								

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 39

Symbol	Name and Function							
WR /QS1	device. WR "Reset". It is	Write strobe/queue status 1 indicates that the data on the bus is to be written into a memory or an I/O device. \overline{WR} is active for T_2 , T_3 , and T_w of any write cycle. It is active low, and floats during "HOLD" or "Reset". It is driven high for one clock during reset, and then floated. When the device is in queue status mode, the ALE/QS0 and \overline{WR} /QS1 pins provide information about processor instruction queue interaction.						
		QS1	QS0	Queue operation				
		0	0	No queue operation				
		0	1	First opcode byte fetched from the queue				
		1	1	Subsequent byte fetched from the queue				
		1	0	Empty the queue				
					-			
RD/QSMD	Read strobe indicates that the device is performing a memory or I/O read cycle. \overline{RD} is active low $\overline{T_3}$ and $\overline{T_w}$ of any read cycle. It is guaranteed not to go low in $\overline{T_2}$ until after the address bus is float \overline{RD} is active low, and floats during "HOLD". \overline{RD} is driven high for one clock during reset, and the output driver is floated. A weak internal pull-up mechanism on the \overline{RD} line holds it high when the not driven. During RESET the pin is sampled to determine whether the device should provide ALE							
	WR, and RD, or if the queue-status should be provided. RD should be connected to GND to provide queue-status data.							
ARDY	Asynchronous ready informs the device that the addressed memory space or I/O device will complete a data transfer. The ARDY input pin will accept an asynchronous input, and is active high. Only the rising edge is internally synchronized by the device. This means that the falling edge of ARDY must be synchronized to the device clock. If connected to V _{CC} , no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active to terminate a bus cycle. If unused, this line should be tied LOW to yield control to the SRDY pin.							
SRDY	Synchronous ready must be synchronized externally to the device. The use of SRDY provides a relaxed system-timing specification on the ready input. This is accomplished by eliminating the one-half clock cycle which is required for internally resolving the signal level when using the ARDY input. This line is active high. If this line is connected to V _{CC} , no WAIT states are inserted. Asynchronous ready (ARDY) or synchronous ready (SRDY) must be active before a bus cycle is terminated. If unused, this line should be tied LOW to yield control to the ARDY pin.							
LOCK	LOCK output indicates that other system bus masters are not to gain control of the system bus while							
		LOCK is active low. The LOCK signal is requested by the LOCK prefix instruction and is activated at						
	the beginning	of the first data	a cycle associ	ated with the instruction following the \overline{LOCK} pref	ix. It remain			
	active until the	e completion of	f the instruction	n following the \overline{LOCK} prefix. No prefetches will of	occur while			
	LOCK is asserted. LOCK is active low and is driven high for one clock during RESET. LOCK on devices 03-06 stay high during reset, while it is floated on the 01 and 02 devices.							

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 40

Symbol	Name and Function						
S0, S1, S2	Bus cycle status $\overline{S0}$ - $\overline{S2}$ are encoded to provide bus-transaction information.						
	S2 S1 S0 Queue operation						
		0	0	0	Interrupt acknowledge		
		0	0	1	Read I/O		
		0	1	0	Write I/O		
		0	1	1	Halt		
		1	0	0	Instruction fetch		
		1	0	1	Read data from memory		
		1	1	0	Write data to memory		
		1	1	1	Passive (no bus cycle)		
	S2 ma	ay be used as a	_	indicator, and S	$\overline{S1}$ as a DT/ \overline{R} indicator.		
HOLD (input) HLDA (output)	HOLD indicates that another bus master is requesting the local bus. The HOLD input is active high. HOLD may be asynchronous with respect to the device clock. The device will issue a HLDA (high) in response to a HOLD request at the end of T ₄ or T ₁ . Simultaneous with the issuance of HLDA the device will float the local bus and control lines. After HOLD is detected as being LOW, the device will lower HLDA. When the device needs to run another bus cycle, it will again drive the local bus and control lines. In enhanced mode, HLDA will go low when a DRAM refresh cycle is pending in the device and an external bus master has control of the bus. It will be up to the external master to relinquish the bus by lowering HOLD so that the device may execute the refresh cycle. Lowering HOLD for four clocks and returning high will insure only one refresh cycle to the external master. HLDA will immediately go active after the refresh cycle has taken place.						
UCS	Upper memory chip select is an active LOW output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating UCS is software programmable. UCS and LCS are sampled upon the rising edge of RES. If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET. UCS has weak internal pullup for normal operation.						
LCS	Lower memory chip select is an active LOW whenever a memory reference is made to the defined lower portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating LCS is software programmable. UCS and LCS are sampled upon the rising edge of RES. If both pins are held low, the device will enter ONCE mode. In ONCE mode all pins assume a high impedance state and remain so until a subsequent RESET. UCS has weak internal pullup for normal operation.						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	41

Symbol	Name and Function
MCS0/PEREQ MCS1/ERROR MCS2	Mid-range memory chip select signals are active low when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines are not floated during bus HOLD. The address ranges activating $\overline{\text{MCS0}}$ -3 are software programmable.
MCS3/NPS	In enhanced mode, MCSO becomes a PEREQ input (processor extension request). When connected to the numerics processor extension, this input is used to signal the device when to make numeric data
	transfers to and from the NPX. MCS3 becomes NPS (numeric processor select) which may only be activated by communication to the numeric processor extension. MCS1 becomes ERROR in enhanced mode and is used to signal numeric coprocessor errors.
PCS0 PCS1-4	Peripheral chip select signals 0-4 are active low when a reference is made to the defined peripheral area (64K byte I/O space). These lines are not floated during bus HOLD. The address ranges activating PCS0 -4 are software programmable.
PCS5 /A1	Peripheral chip select 5 or latched A1 may be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating PCS5 is software programmable. When programmed to provide latched A1, rather than PCS5, this pin will retain the previously latched value of A1 during a bus HOLD. A1 is active high.
PCS6 /A2	Peripheral chip select 6 or latched A2 may be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating PCS6 is software programmiable. When programmed to provide latched A2, rather than PCS6, this pin will retain the previously latched value of A2 during a bus HOLD. A2 is active HIGH.
DT/R	Data transmit/receive controls the direction of data flow through the external data bus transceiver. When low, data is transferred to the device. When high, the device places write data on the data bus.
DEN	Data enable is provided as a data bus transceiver output enable. DEN is active low during each memory and I/O access. DEN is high whenever DT/R changes state.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88501
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	42

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-06-26

Approved sources of supply for SMD 5962-88501 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8850101ZA	3V146	MG80C186-10/BZA
5962-8850101ZC	3V146	MG80C186-10/BZC
5962-8850101YA	3V146	MQ80C186-10/BYA
5962-8850101YC	3V146	MQ80C186-10/BYC
5962-8850102ZA	3V146	MG80C186-12/BZA
5962-8850102ZC	3V146	MG80C186-12/BZC
5962-8850102YA	3V146	MQ80C186-12/BYA
5962-8850102YC	3V146	MQ80C186-12/BYC
5962-8850103ZA	<u>3</u> /	MG80C186XL-20/B
5962-8850104ZA	<u>3</u> /	MG80C186XL-16/B
5962-8850105ZA	<u>3</u> /	MG80C186XL-12/B
5962-8850106ZA	<u>3</u> /	MG80C186XL-10/B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE Vendor name and address

3V146 Rochester Electronics Inc. 16 Malcolm Hoyt Drive Newburyport, MA 01950

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.