

## May 2003

FN2915.7

# 100MHz, Low Noise, Precision Operational Amplifier

The HA-5221 is a single high performance dielectrically isolated, op amp, featuring precision DC characteristics while providing excellent AC characteristics. Designed for audio, video, and other demanding applications, noise ( $3.4nV/\sqrt{Hz}$  at 1kHz), total harmonic distortion (<0.005%), and DC errors are kept to a minimum.

The precision performance is shown by low offset voltage (0.3mV), low bias currents (40nA), low offset currents (15nA), and high open loop gain (128dB). The combination of these excellent DC characteristics with the fast settling time (0.4 $\mu$ s) makes the HA-5221 ideally suited for precision signal conditioning.

The unique design of the HA-5221 gives it outstanding AC characteristics not normally associated with precision op amps, high unity gain bandwidth (35MHz) and high slew rate (25V/ $\mu$ s). Other key specifications include high CMRR (95dB) and high PSRR (100dB). The combination of these specifications will allow the HA-5221 to be used in RF signal conditioning as well as video amplifiers.

# Part Number Information

PART NUMBER	TEMP.	PACKAGE	PKG.
(BRAND)	RANGE ( <sup>o</sup> C)		NO.
HA7-5221-5	0 to 75	8 Ld CERDIP	F8.3A

# Features

•	Gain Bandwidth Product	100MHz
•	Unity Gain Bandwidth	35MHz
•	Slew Rate	. 25V/μs
•	Low Offset Voltage	0.3mV
•	High Open Loop Gain	128dB
•	Low Noise Voltage at 1kHz 3.4	4nV/√Hz
•	High Output Current	. 56mA
•	Low Supply Current	8mA

# Applications

- Precision Test Systems
- Active Filtering
- Small Signal Video
- Accurate Signal Processing
- RF Signal Conditioning

# Pinout



## **Absolute Maximum Ratings**

# Supply Voltage Between V+ and V- Terminals 35V Differential Input Voltage (Note 1) 5V Output Current Short Circuit Duration Indefinite

## **Operating Conditions**

#### Temperature Range

HA-5221-5 ..... 0°C to 75°C

## **Thermal Information**

Thermal Resistance (Typical, Note 2)	θ <sub>JA</sub> (ºC/W	) θ <sub>JC</sub> ( <sup>o</sup> C/W)
CERDIP Package	115	28
Maximum Junction Temperature (Hermetic	Package)	175 <sup>0</sup> C
Maximum Storage Temperature Range .	(	65°C to 150°C
Maximum Lead Temperature (Soldering 1	0s)	300°C
CERDIP Package	115 Package) 	28 175°C 65°C to 150°C 300°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

1. Input is protected by back-to-back zener diodes. See applications section.

2.  $\theta_{\text{JA}}$  is measured with the component mounted on an evaluation PC board in free air.

3. 0JA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications V <sub>SUPPLY</sub> = ±15V, Unless Otherwise Specified							
PARAMETER	TEST CONDITIONS	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	MAX	UNITS	
INPUT CHARACTERISTICS							
Input Offset Voltage		25	-	0.30	0.75	mV	
		Full	-	0.35	1.5	mV	
Average Offset Voltage Drift		Full	-	0.5	-	μV/ <sup>o</sup> C	
Input Bias Current		25	-	40	100	nA	
		Full	-	70	200	nA	
Input Offset Current		25	-	15	100	nA	
		Full	-	30	150	nA	
Input Offset Voltage Match		25	-	400	750	μV	
		Full	-	-	1500	μV	
Common Mode Range		25	±12	-	-	V	
Differential Input Resistance		25	-	70	-	kΩ	
Input Noise Voltage	f = 0.1Hz to 10Hz	25	-	0.25	-	μV <sub>P-P</sub>	
Input Noise Voltage Density (Notes 3, 11)	f = 10Hz	25	-	6.2	10	nV/√Hz	
	f = 100Hz	25	-	3.6	6	nV/√Hz	
	f = 1000Hz	25	-	3.4	4.0	nV/√Hz	
Input Noise Current Density (Notes 3, 11)	f = 10Hz	25	-	4.7	8.0	pA/√Hz	
	f = 100Hz	25	-	1.8	2.8	pA/√Hz	
	f = 1000Hz	25	-	0.97	1.8	pA/√Hz	
THD+N	Note 4	25	-	<0.005	-	%	
TRANSFER CHARACTERISTICS							
Large Signal Voltage Gain	Note 5	25	106	128	-	dB	
		Full	100	120	-	dB	
CMRR	$V_{CM} = \pm 10V$	Full	86	95	-	dB	
Unity Gain Bandwidth	-3dB	25	-	35	-	MHz	

PARAMETER	TEST CONDITIONS	TEMP. ( <sup>o</sup> C)	MIN	TYP	MAX	UNITS
Gain Bandwidth Product	1kHz to 400kHz	25	-	100	-	MHz
Minimum Stable Gain		Full	1	-	-	V/V
OUTPUT CHARACTERISTICS	I			1		
Output Voltage Swing	R <sub>L</sub> = 333Ω	Full	±10	-	-	V
	$R_L = 1k\Omega$	25	±12	±12.5	-	V
	$R_L = 1k\Omega$	Full	±11.5	±12.1	-	V
Output Current	$V_{OUT} = \pm 10V$	Full	±30	±56	-	mA
Output Resistance		25	-	10	-	Ω
Full Power Bandwidth	Note 6	25	239	398	-	kHz
TRANSIENT RESPONSE (Note 11	)					
Slew Rate	Notes 7, 11	Full	15	25	-	V/µs
Rise Time	Notes 8, 11	Full	-	13	20	ns
Overshoot	Notes 8, 11	Full	-	28	50	%
Settling Time (Notes 9, 10)	0.1%	25	-	0.4	-	μS
	0.01%	25	-	1.5	-	μS
POWER SUPPLY						
PSRR	$V_{S} = \pm 10V$ to $\pm 20V$	Full	86	100	-	dB
Supply Current		Full	-	8	11	mA

#### **Electrical Specifications** $V_{SUPPLY} = \pm 15V$ . Unless Otherwise Specified (Continued)

NOTES:

4. Refer to typical performance curve in data sheet.

5.  $A_{VCL}$  = 10,  $f_{O}$  = 1kHz,  $V_{O}$  = 5 $V_{RMS}$ ,  $R_{L}$  = 600 $\Omega$ , 10Hz to 100kHz, minimum resolution of test equipment is 0.005%.

6.  $V_{OUT}$  = 0 to ±10V,  $R_L$  = 1k $\Omega$ ,  $C_L$  = 50pF.

7. Full Power Bandwidth is calculated by:  $FPBW = \frac{Slew Rate}{2\pi V_{PEAK}}, V_{PEAK} = 10V$ .

8.  $V_{OUT} = \pm 2.5V$ ,  $R_L = 1k\Omega$ ,  $C_L = 50pF$ .

9.  $V_{OUT} = \pm 100 \text{mV}$ ,  $R_L = 1 \text{k}\Omega$ ,  $C_L = 50 \text{pF}$ .

10. Settling time is specified for a 10V step and  $A_V = -1$ .

11. See Test Circuits.

12. Guaranteed by characterization.

# **Test Circuits and Waveforms**



FIGURE 1. TRANSIENT RESPONSE TEST CIRCUIT



# Test Circuits and Waveforms (Continued)







 $\label{eq:VOUT} V_{OUT} = \pm 100 \text{mV}$  Vertical Scale = 100 mV/Div., Horizontal Scale = 200 ns/Div.

#### FIGURE 3. SMALL SIGNAL RESPONSE



NOTES:

- 13.  $A_V = -1$ .
- 14. Feedback and summing resistors must be matched (0.1%).
- 15. HP5082-2810 clipping diodes recommended.
- 16. Tektronix P6201 FET probe used at settling point.

#### FIGURE 4. SETTLING TIME TEST CIRCUIT

# Application Information

#### **Operation at Various Supply Voltages**

The HA-5221 operates over a wide range of supply voltages with little variation in performance. The supplies may be varied from  $\pm 5V$  to  $\pm 15V$ . See typical performance curves for variations in supply current, slew rate and output voltage swing.

#### Offset Adjustment

The following diagram shows the offset voltage adjustment configuration for the HA-5221. By moving the potentiometer wiper towards pin 8 (+BAL), the op amps output voltage will increase; towards pin 1 (-BAL) decreases the output voltage. A  $20k\Omega$  trim pot will allow an offset voltage adjustment of about 10mV.



#### **Capacitive Loading Considerations**

When driving capacitive loads >80pF, a small resistor,  $50\Omega$  to  $100\Omega$ , should be connected in series with the output and inside the feedback loop.

## Saturation Recovery

When an op amp is over driven, output devices can saturate and sometimes take a long time to recover. By clamping the input, output saturation can be avoided. If output saturation can not be avoided, the maximum recovery time when overdriven into the positive rail is  $10.6\mu$ s. When driven into the negative rail the maximum recovery time is  $3.8\mu$ s.

## Input Protection

The HA-5221 has built in back-to-back protection diodes which limit the maximum allowable differential input voltage to approximately 5V. If the HA-5221 is used in circuits where the maximum differential voltage may be exceeded, then current limiting resistors must be used. The input current should be limited to a maximum of 10mA.



# PC Board Layout Guidelines

When designing with the HA-5221, good high frequency (RF) techniques should be used when building a PC board. Use of ground plane is recommended. Power supply decoupling is very important. A  $0.01\mu$ F to  $0.1\mu$ F high quality ceramic capacitor at each power supply pin with a  $2.2\mu$ F to  $10\mu$ F tantalum close by will provide excellent decoupling. Chip capacitors produce the best results due to ease of placement next to the op amp and basically no lead inductance. If leaded capacitors are used, the leads should be kept as short as possible to minimize lead inductance.



FIGURE 5. OPEN LOOP GAIN AND PHASE vs FREQUENCY



FIGURE 7. CLOSED LOOP GAIN vs FREQUENCY



FIGURE 6. CLOSED LOOP GAIN vs FREQUENCY





**Typical Performance Curves**  $V_{S} = \pm 15V$ ,  $T_{A} = 25^{\circ}C$ 

# **Typical Performance Curves** $V_{S} = \pm 15V$ , $T_{A} = 25^{\circ}C$ (Continued)



FIGURE 9. CMRR vs FREQUENCY



FIGURE 11. OPEN LOOP GAIN vs TEMPERATURE







FIGURE 10. PSRR vs FREQUENCY







FIGURE 14. OUTPUT VOLTAGE SWING vs TEMPERATURE

# **Typical Performance Curves** $V_{S} = \pm 15V$ , $T_{A} = 25^{\circ}C$ (Continued)



FIGURE 15. SLEW RATE vs TEMPERATURE



FIGURE 17. SUPPLY CURRENT vs SUPPLY VOLTAGE



FIGURE 19. OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE

7







FIGURE 18. SLEW RATE vs SUPPLY VOLTAGE



FIGURE 20. NOISE CHARACTERISTICS

# **Typical Performance Curves** $V_{S} = \pm 15V$ , $T_{A} = 25^{\circ}C$ (Continued)







FIGURE 23. BANDWIDTH AND PHASE MARGIN vs LOAD CAPACITANCE



 $\label{eq:Vertical Scale = 1mV/Div.; Horizontal Scale = 1s/Div.} A_V = +25,000; \ E_N = 0.168 \mu V_{P-P} \ RTI$ 

FIGURE 25. 0.1Hz TO 10Hz NOISE



FIGURE 22. CMRR AND PSRR vs TEMPERATURE



FIGURE 24. SHORT CIRCUIT OUTPUT CURRENT vs TIME



 $\label{eq:Vertical Scale = 10mV/Div.; Horizontal Scale = 1s/Div.} A_V = +25,000; \ E_N = 1.5 \mu V_{P-P} \ RTI$ 

FIGURE 26. 0.1Hz TO 1MHz





FIGURE 27. OUTPUT VOLTAGE SWING vs FREQUENCY



FIGURE 28. OUTPUT VOLTAGE SWING vs LOAD RESISTANCE



FIGURE 29. SUPPLY CURRENT vs TEMPERATURE

# **Die Characteristics**

# DIE DIMENSIONS:

72 mils x 94 mils 1840µm x 2400µm

#### **METALLIZATION:**

Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ

# PASSIVATION:

Type: Nitride (Si $_3N_4$ ) over Silox (SiO $_2$ , 5% Phos.) Silox Thickness: 12kÅ  $\pm$ 2kÅ Nitride Thickness: 3.5kÅ  $\pm$ 1.5kÅ

# Metallization Mask Layout

## SUBSTRATE POTENTIAL (POWERED UP):

V-

## TRANSISTOR COUNT:

62

PROCESS:

**Bipolar Dielectric Isolation** 

HA-5221



OUT

V+

# Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH

F8.3A	MIL-STD-	1835 GDIP1-T8	3 (D-4, 0	CONFIG	URATION	A)
8 LEAD	CERAMIC	DUAL-IN-LINE	FRIT S	SEAL P	ACKAGE	

	INCHES MILLIMETERS		IETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.405	-	10.29	5
E	0.220	0.310	5.59	7.87	5
е	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150	BSC	3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90 <sup>0</sup>	105 <sup>0</sup>	90 <sup>0</sup>	105 <sup>0</sup>	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
CCC	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
Ν	8		8		8

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's guality certifications can be viewed at www.intersil.com/design/guality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

