


# 1A Synchronous Buck Regulator With Integrated Inductor

Revised March 2007

**RoHS Compliant** 

#### Featuring Integrated Inductor Technology



# **Product Highlights**

- Integrated Planar Inductor
- Designed for low noise/low EMI
- Very small solution foot print\*
- Only two low cost MLCC caps required
- RoHS compliant; MSL 3 260°C reflow
- 5mm x 4mm x1.1mm QFN package
- Wide 2.4V to 5.5V input range
- 1000mA continuous output current
- $\bullet$  Less than 1  $\mu\text{A}$  standby current.
- High efficiency, up to 95%
- Excellent transient performance
- ullet Very low ripple voltage; 5mV<sub>p-p</sub> Typical
- 3 Pin VID Output Voltage select
- $\bullet$  External divider: 0.6V to  $V_{\text{IN}}\text{-}V_{\text{dropout}}$
- 4 MHz switching frequency
- 100% duty cycle capable
- Short circuit and over current protection
- UVLO and thermal protection

### **Product Overview**

The Ultra-Low-Profile EN5312QI is targeted to applications where board area and profile are critical. EN5312QI is a complete power conversion solution requiring only two low cost ceramic MLCC caps. Inductor, MOSFETS, PWM, and compensation are integrated into a tiny 5mm x 4mm x 1.1mm QFN package. The EN5312QI is engineered to simplify design and minimize layout constraints. 4 MHz switching frequency and internal type III compensation provides superior transient With a 1.1 mm profile, the response. EN5312QI is ideal for space and height constrained applications.

A 3-pin VID output voltage selector provides seven pre-programmed output voltages along with an option for external resistor divider. Output voltage can be programmed on-the-fly to provide fast, dynamic voltage scaling.

# **Typical Application Circuit**




Figure 1. Typical application circuit.

# **Applications**

- LDO replacement for improved thermals
- FPGA, DSP, ASIC, IO & Peripherals
- Area constrained applications
- Set top box/home gateway
- Smart phones and PDAs
- VolP and Video phones
- Personal Media Players

<sup>\*</sup>Optimized PCB Layout file downloadable from the Enpirion Website to assure first pass design success.

# **Pin Description**




Figure 2. Pin description, top view.

**V**<sub>IN</sub> (Pin 1,2): Input voltage pin. Supplies power to the IC. VIN can range from 2.4V to 5.5V.

**Input GND**: (Pin 3): Input power ground. Connect this pin to the ground terminal of the input capacitor. Refer to Layout Recommendations for further details.

**Output GND**: (Pin 4): Power ground. The output filter capacitor should be connected between this pin and  $V_{\text{OUT}}$ . Refer to Layout recommendations for further detail.

**V<sub>OUT</sub>** (Pin 5,6,7): Regulated output voltage.

**NC** (Pin 8,9,10,11,12,13,14): These pins should not be electrically connected to each

other or to any external signal, voltage, or ground. One or more of these pins may be connected internally.

 $V_{\text{SENSE}}$  (Pin 15): Sense pin for output voltage regulation. Connect  $V_{\text{SENSE}}$  to the output voltage rail as close to the terminal of the output filter capacitor as possible.

 $V_{FB}$  (Pin 16): Feed back pin for external divider option. When using the external divider option (VS0=VS1=VS2= high) connect this pin to the center of the external divider. Set the divider such that  $V_{FB} = 0.603V$ .

**VS0,VS1,VS2** (Pin 17,18,19): Output voltage select. VS0=pin19, VS1=pin18, VS2=pin17. Selects one of seven preset output voltages or choose external divider by connecting pins to logic high or low. Logic low is defined as  $V_{LOW} \le 0.4V$ . Logic high is defined as  $V_{HIGH} \ge 1.4V$ . Any level between these two values is indeterminate.

**ENABLE** (Pin 20): Output enable. Enable = logic high, disable = logic low. Logic low is defined as  $V_{LOW} \le 0.2V$ . Logic high is defined as  $V_{HIGH} \ge 1.4V$ . Any level between these two values is indeterminate.

**Bottom Thermal Pad**: Device thermal pad to remove heat from package. Connect to PCB surface ground pad and PCB internal ground plane (see layout recommendations).

# Functional Block Diagram




Figure 3. Functional block diagram.

# **Absolute Maximum Ratings**

CAUTION: Absolute Maximum ratings are stress ratings only. Functional operation beyond recommended operating conditions is not implied. Stress beyond absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage	V <sub>IN</sub>	-0.3	7.0	V
Voltages on: ENABLE, V <sub>SENSE</sub> , V <sub>S0</sub> -V <sub>S2</sub>		-0.3	$V_{IN} + 0.3$	V
Voltage on: V <sub>FB</sub>		-0.3	2.7	V
Storage Temperature Range	T <sub>STG</sub>	-65	150	°C
Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020A			260	°C
ESD Rating (based on Human Body Model)			2000	V

# **Recommended Operating Conditions**

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V <sub>IN</sub>	2.4	5.5	V
Output Voltage Range	V <sub>out</sub>	0.6	V <sub>IN</sub> -0.6	V
Output Current	I <sub>OUT</sub>	0	1000	mA
Operating Ambient Temperature	T <sub>A</sub>	-40	+85	°C
Operating Junction Temperature	TJ	-40	+125	°C

# **Thermal Characteristics**

PARAMETER	SYMBOL	TYP	UNITS
Thermal Resistance: Junction to Ambient (0 LFM)	$\theta_{JA}$	65	°C/W
Thermal Resistance: Junction to Case (0 LFM)	$\theta_{JC}$	15	°C/W
Thermal Shutdown	$T_{J-TP}$	+150	°C
Thermal Shutdown Hysteresis		15	°C

# **Electrical Characteristics**

NOTE:  $T_A = 25$ °C unless otherwise noted. Typical values are at VIN = 3.6V,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT} = 10 u F$ .


NOTE:  $V_{IN}$  must be greater than  $V_{OUT} + 0.6V$ .

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage	V <sub>IN</sub>		2.4		5.5	V
Under Voltage Lockout	$V_{UVLO}$	VIN going low to high		2.2	2.3	V
UVLO Hysteresis				0.145		V
Output Voltage with VID Preset Codes.  NOTE: VS Pins must not be left floating	V <sub>оит</sub>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-2.0 -2.0 -2.0 -2.0 -2.0 -2.0 -2.0		+2.0 +2.0 +2.0 +2.0 +2.0 +2.0 +2.0	%
Feedback Pin Voltage	$V_{FB}$	$2.4V \le V_{IN} \le 5.5V$ , $I_{LOAD} = 100mA$	0.591	0.603	0.615	V


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
TAKAMETER	OT III DOL	VSO=VS1=VS2=1	IVIIIV		WAA	ONITO
Feedback Pin Input Current	I <sub>FB</sub>	VGG=VG1=VG2=1		1		nA
r ceaback r iir input Garrent	ı-FB			'		11/1
Output Voltage with VID Preset Codes.  NOTE: VS Pins must not be left floating	V <sub>оит</sub>	$ \begin{array}{l} 2.4 \text{V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{V}, \ \text{I}_{\text{LOAD}} = 0 \text{ - 1A}, \\ T_{\text{A}} = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C} \\ \hline \underline{\text{VS2 VS1 VS0 VOUT(V)}} \\ \hline 0 & 0 & 0 & 3.3 \\ \hline 0 & 0 & 1 & 2.5 \\ \hline 0 & 1 & 0 & 1.8 \\ \hline 0 & 1 & 1 & 1.5 \\ \hline 1 & 0 & 0 & 1.25 \\ \hline 1 & 0 & 1 & 1.2 \\ \hline 1 & 1 & 0 & 0.8 \\ \hline \end{array} $	-3.0 -3.0 -3.0 -3.0 -3.0 -3.0 -3.0		+3.0 +3.0 +3.0 +3.0 +3.0 +3.0 +3.0	%
Feedback Pin Voltage	$V_{FB}$	$2.4V \le V_{IN} \le 5.5V$ , $I_{LOAD} = 0 - 1A$ , $T_A = -40$ °C to +85°C VSO=VS1=VS2=1	0.585	0.603	0.621	V
Line Regulation		$2.4V \le V_{IN} \le 5.5V$		.05		%/V
Load Regulation		$0A \le I_{LOAD} \le 1A$		.0003		%/mA
Dynamic Voltage Slew Rate	$V_{slew}$			1.65		V/mS
Output Current	I <sub>OUT</sub>		1000			mA
Shut-Down Current	I <sub>SD</sub>	Enable = Low		0.75		μΑ
Quiescent Current		No switching		800		μΑ
PFET OCP Threshold	I <sub>LIM</sub>	$ 2.4V \le V_{IN} \le 5.5V, \\ 0.6V \le V_{OUT} \le V_{IN} - 0.6V $	1.4	2		A
VS0-VS1 Thresholds	V <sub>TH</sub>	Pin = Low Pin = High	0.0 1.4		0.4 V <sub>IN</sub>	
VS0-VS2 Pin Input Current	I <sub>VSX</sub>			1		nA
Enable Voltage Threshold		Logic Low Logic High	0.0 1.4		0.2 V <sub>IN</sub>	V
Enable Pin Input Current	I <sub>EN</sub>	V <sub>IN</sub> = 3.6V		2		μΑ
Operating Frequency	Fosc			4		MHz
PFET On Resistance	R <sub>DS(ON)</sub>			340	_	mΩ
NFET On Resistance	R <sub>DS(ON)</sub>			270		mΩ
Typical inductor DCR	, ,			.110		Ω
Soft-Start Operation	ı	,	1	ı	ı	ı
Time to 90% V <sub>out</sub>	T <sub>ss</sub>	Vout = 3.3V		2		mS


# **Typical Performance Characteristics**

# Efficiency vs Output Current




#### Load Current (III/1)








**Transient Response** 




#### **Efficiency vs Output Current**









# **Detailed Description**

#### **Functional Overview**

The EN5312QI is a complete DCDC converter solution requiring only two low cost MLCC MOSFET capacitors. switches. **PWM** controller, Gate-drive, compensation, and inductor are integrated into the tiny 5mm x 4mm x 1.1mm package to provide the smallest footprint possible while maintaining efficiency, low ripple, and high performance. The converter uses voltage mode control to provide the simplest implementation and high noise immunity. The device operates at a high switching frequency. The high switching frequency allows for a wide control loop transient bandwidth providing excellent performance. The high switching frequency enables the use of very small components making possible this unprecedented level of integration.

**MOSFET** Enpirion's proprietary power technology provides very low switching loss at frequencies of 4 MHz and higher, allowing for the use of very small internal components, and very wide control loop bandwidth. magnetic design allows for integration of the inductor into the very low profile 1.1mm package. Integration of the inductor virtually eliminates the design/layout issues normally switch-mode associated with DCDC converters. All of this enables much easier and faster integration into various applications to meet demanding EMI requirements.

Output voltage is chosen from seven preset values via a three pin VID voltage select scheme. An external divider option enables the selection of any voltage in the 0.6V to  $V_{\rm IN}$ -0.6V range. This reduces the number of components that must be qualified and reduces inventory burden. The VID pins can be toggled on the fly to implement glitch free dynamic voltage scaling.

Protection features include under-voltage lockout (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection.

#### Integrated Inductor

Enpirion has introduced the world's first product family featuring integrated inductors. The EN5312QI utilizes a low loss, planar construction inductor. The use of an internal inductor localizes the noises associated with the output loop currents. The inherent shielding and compact construction of the integrated inductor reduces the radiated noise that couples into the traces of the circuit board. Further, the package layout is optimized to reduce the electrical path length for the AC ripple currents that are a major source of radiated emissions from DCDC converters. The integrated inductor significantly reduces parasitic effects that can harm loop stability, and makes layout very simple.

#### **Soft Start**

Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the V<sub>OUT</sub> ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor. The soft start ramp rate is nominally 1.65V/mS.

#### **Over Current/Short Circuit Protection**

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling  $V_{\text{OUT}}$  low. This condition is maintained for a period of 1mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat in a "hick-up" mode.

### **Under Voltage Lockout**

During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

#### **Enable**

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation. In shutdown mode, the device quiescent current will be less than 1 uA.

**NOTE:** This pin must not be left floating.

#### Thermal Shutdown

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 15C°, the device will go through the normal startup process.

# **Application Information**

### **Output Voltage Select**

To provide the highest degree of flexibility in choosing output voltage, the EN5312QI uses a 3 pin VID, or Voltage ID, output voltage select arrangement. This allows the designer to choose one of seven preset voltages, or to use an external voltage divider. Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

Table 1 shows the various VS0-VS2 pin logic states and the associated output voltage levels. A logic "1" indicates a connection to  $V_{IN}$  or to a "high" logic voltage level. A logic "0" indicates a connection to ground or to a "low" logic voltage level. These pins can be either hardwired to  $V_{IN}$  or GND or alternatively can be driven by standard logic levels. Logic low is defined as  $V_{LOW} \leq 0.4V$ . Logic high is defined as  $V_{HIGH} \geq 1.4V$ . Any level between these two

values is indeterminate. These pins must not be left floating.

Table 1. VID voltage select settings.

VS2	VS1	VS0	V <sub>OUT</sub>
0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V
1	1	1	User
			Selectable

### **External Voltage Divider**

As described above, the external voltage divider option is chosen by connecting the VS0, VS1, and VS2 pins to VIN or logic "high". The EN5312QI uses a separate feedback pin,  $V_{FB}$ , when using the external divider.  $V_{SENSE}$  must be connected to  $V_{OUT}$  as indicated in Figure 4.




Figure 4. External Divider.

The output voltage is selected by the following formula:

$$V_{OUT} = 0.603V \left(1 + \frac{Ra}{Rb}\right)$$

 $R_a$  must be chosen as 200K $\Omega$  to maintain loop gain. Then  $R_b$  is given as:

$$R_b = \frac{1.2x10^5}{V_{OUT} - 0.603} \Omega$$

 $V_{OUT}$  can be programmed over the range of 0.6V to  $V_{IN} - 0.6V$  (0.6 is the nominal full load dropout voltage including margin).

### **Dynamically Adjustable Output**

The EN5312QI is designed to allow for dynamic switching between the predefined VID voltage levels. The inter-voltage slew rate is optimized to prevent excess undershoot or overshoot as the output voltage levels transition. The slew rate is identical to the soft-start slew rate of 1.65V/mS.

Dynamic transitioning between internal VID settings and the external divider is not allowed.

# Input and Output Capacitors

The **input** capacitance requirement is 4.7uF. Enpirion recommends that a low ESR MLCC capacitor be used. The input capacitor must use a X5R or X7R or equivalent dielectric

formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switch-mode DC-DC converter input and output filter applications.

The output capacitance requirement is a minimum of 10uF. The control loop is designed to be stable with up to 60uF of total without output capacitance requiring modification to the compensation network. Capacitance above the 10uF minimum should be added if the transient performance is not sufficient usina the 10uF. **Enpirion** recommends a low ESR MLCC type capacitor be used.

The output capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch-mode DC-DC converter input and output filter applications.

<i>Cin</i> Manufacturer	Part #	Value	WVDC	Case Size
Murata	GRM219R61A475KE19D	4.7uF	10V	0805
iviuiala	GRM319R61A475KA01D	4.7uF	10 V	1206
	GRM219R60J475KE01D	4.7uF 4.7uF	10V 10V	0805
	GRM31MR60J475KA01L	4.7uF 4.7uF	10V 10V	1206
	GRIVIS TIVIROUJ4/3KAUTL	4.7ur	100	1206
Panasonic	ECJ-2FB1A475K	4.7uF	10V	0805
	ECJ-3YB1A475K	4.7uF	10V	1206
	ECJ-2FB0J475K	4.7uF	6.3V	0805
	ECJ-3YB0J475K	4.7uF	6.3V	1206
Taiyo Yuden	LMK212BJ475KG-T	4.7uF	10V	0805
raiyo ruuen	I MK316B.J475KD-T	4.7ui 4.7uF	10 V	1206
	JMK212BJ475KD-T	4.7ui 4.7uF	6.3V	0805
Cout	JWK212DJ47 JKD-1	4.7 ui	0.5	0003
Manufacturer	Part #	Value	WVDC	Case Size
	ODM040D00 H00KE40D	40.5	0.01/	0005
Murata	GRM219R60J106KE19D	10uF	6.3V	0805
	GRM319R60J106KE01D	10uF	6.3V	1206
Panasonic	ECJ-2FB0J106K	10uF	6.3V	0805
	ECJ-3YB0J106K	10uF	6.3V	1206
Taiyo Yuden	.IMK212B.I106KD-T	10uF	6.3V	0805
raiyo ruu <del>c</del> ii	JMK316BJ106KF-T	10uF	6.3V	1206
	31VIIX3 10D3 100KI -1	ioui	0.5	1200

### LAYOUT CONSIDERATIONS\*

\*Optimized PCB Layout file downloadable from the Enpirion Website to assure first pass design success.

**Recommendation 1:** Input and output filter capacitors should be placed as close to the EN5312QI package as possible to reduce EMI from input and output loop AC currents. This reduces the physical area of the Input and Output AC current loops.

**Recommendation 2**: DO NOT connect GND pins 3 and 4 together. Pin 3 should be used for the Input capacitor local ground and pin 4 should be used for the output capacitor ground. The ground pad for the input and output filter capacitors should be isolated ground islands and should be connected to system ground as indicated in recommendation 3 and recommendation 5.

**Recommendation 3**: Multiple small vias (0.25mm after copper plating) should be used to connect ground terminals of the Input capacitor and the output capacitor to the system ground plane. This provides a low inductance path for the high-frequency AC currents, thereby reducing ripple and suppressing EMI (see Fig. 5, Fig. 6, and Fig. 7).

**Recommendation 4**: The large thermal pad underneath the component must be connected to the system ground plane through as many thermal vias as possible. The vias should use 0.33mm drill size with minimum one ounce copper plating (0.035mm plating thickness). This provides the path for heat dissipation from the converter.

**Recommendation 5:** The system ground plane referred to in recommendations 3 and 4 should be the first layer immediately below the surface layer (PCB layer 2). This ground plane should be continuous and un-interrupted below the converter and the input and output capacitors that carry large AC currents. If it is not possible to make PCB layer 2 a continuous ground plane, an uninterrupted ground "island" should be created on PCB layer 2 immediately underneath the EN5312QI and its input and output capacitors. The vias that connect the input and output capacitor grounds, and the thermal pad to the ground island, should continue through to the PCB GND layer as well.

**Recommendation 6**: As with any switch-mode DC/DC converter, do not run sensitive signal or control lines underneath the converter package.

Figure 5 shows an example schematic for the EN5312QI using the internal voltage select. In this example, the device is set to a  $V_{OUT}$  of 1.5V (VS2=0, VS1=1, VS0=1).




Figure 5. Example application, Vout=1.5V.

Figure 6. Example Application, external divider, Vout = 2.6V.

Figure 6 shows an example schematic using an external voltage divider. VS0=VS1=VS2= "1". The resistor values are chosen to give an output voltage of 2.6V.

Figure 7 shows an example board layout. The left side of the figure demonstrates construction of the PCB top layer. Note the placement of the vias from the input and output filter capacitor grounds, and the thermal pad, to the PCB ground on layer 2 (1<sup>st</sup> layer below PCB surface). The right side of the figure shows the layout with the components populated. Note the placement of the vias per recommendation 3.




Figure 7. Example layout showing PCB top layer, as well as demonstrating use of vias from input, output filter capacitor local grounds, and thermal pad, to PCB system ground.

# **Design Considerations for Lead-Frame Based Modules**

## **Exposed Metal on Bottom Of Package**

Enpirion has developed a break-through in package technology that utilizes the lead frame as part of the electrical circuit. The lead frame offers many advantages in thermal performance, in reduced electrical lead resistance, and in overall foot print. However, it does require some special considerations.

As part of the package assembly process, lead frame construction requires that for mechanical support, some of the lead-frame cantilevers be exposed at the point where wire-bond or internal passives are attached. This results in several small pads being exposed on the bottom of the package.

Only the large thermal pad and the perimeter pin pads are to be mechanically or electrically connected to the PC board. The PCB top layer under the EN5312QI should be clear of any metal except for the large thermal pad. The "grayed-out" area in Figure 8 represents the area that should be clear of any metal (traces, vias, or planes), on the top layer of the PCB.

**NOTE:** Clearance between the various exposed metal pads, the thermal ground pad, and the perimeter pins, meets or exceeds JEDEC requirements for lead frame package construction (JEDEC MO-220, Issue J, Date May 2005). The separation between the large thermal pad and the nearest adjacent metal pad or pin is a minimum of 0.20mm, including tolerances. This is shown in Figure 9.





Figure 8. Exposed metal and mechanical dimensions of the package. Gray area represents bottom metal noconnect and area that should be clear of any traces, planes, or vias, on the top layer of the PCB.



JEDEC minimum separation = 0.20

Figure 9. Exposed pad clearances; the Enpirion lead frame package complies with JEDEC requirements.




Figure 10. Recommended solder mask opening.





Figure 11. Package mechanical dimensions.

# **Tape & Reel Specification**



Ao	4.30	+/-	0.1
Во	5.30	+/-	0.1
Ko	1.30	+/-	0.1
F	5.50	+/-	0.1
P 1	8.00	+/-	0.1
W	12.00	+/-	0.3

- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is  $\pm$  0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.
- (IV) Other material available.

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

Figure 12. Tape and reel mechanical dimensions.

# **Ordering Information**

Part Number	Temp Range	Package			
EN5312QI-T	-40°C to +85°C	QFN20	Tape & Reel		
EN5312QI-E	Evaluation Board				

#### **Additional Products**

Part Number	Description
EP5352QI	500mA DCDC with integrated inductor; 5mmx4mmx1.1mm package
EP5362QI	600mA DCDC with integrated inductor; 5mmx4mmx1.1mm package
EP5382QI	800mA DCDC with integrated inductor; 5mmx4mmx1.1mm package
EQ5352DI	500mA DCDC regulator; tiny 3mm x2mm x0.9mm DFN package
EQ5362DI	600mA DCDC regulator; tiny 3mm x2mm x0.9mm DFN package
EQ5382DI	800mA DCDC regulator; tiny 3mm x2mm x0.9mm DFN package
EN5335QI	3A DCDC with integrated inductor; 10mm x 7.5mm x 1.85mm QFN package
	3-Pin VID V <sub>OUT</sub> programming
EN5336QI	3A DCDC with integrated inductor; 10mm x 7.5mm x 1.85mm QFN package
	External resistor divider V <sub>OUT</sub> programming
EN5365QI	6A DCDC with integrated inductor; 12mm x 10mm x 1.85mm QFN package
	3-Pin VID V <sub>OUT</sub> programming; Parallel Capable
EN5366QI	6A DCDC with integrated inductor; 12mm x 10mm x 1.85mm QFN package
	External resistor divider V <sub>OUT</sub> programming; Parallel Capable

# **Contact Information**

Enpirion, Inc. 685 US Route 202/206 Suite 305 Bridgewater, NJ 08807 Phone: +1 908-575-7550

Fax: +1 908-575-0775 www.enpirion.com

Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable. Enpirion assumes no responsibility for its use or for infringement of patents or other third party rights, which may result from its use. Enpirion products are not authorized for use in nuclear control systems, as critical components in life support systems or equipment used in hazardous environment without the express written authority from Enpirion.