


5474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description

This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (5474) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.



©1995 National Semiconductor Corporation TL/F/6526

RRD-B30M105/Printed in U. S. A.

with Preset, Clear and Complementary Outputs 474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	-55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM5474			DM7474			Units
Symbol			Min	Nom	Max	Min	Nom	Мах	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
VIL	Low Level Input	Voltage			0.8			0.8	V
I _{OH}	High Level Outp	ut Current			-0.4			-0.4	mA
I _{OL}	Low Level Outp	ut Current			16			16	mA
fCLK	Clock Frequency (Note 2)		0		15	0		15	MHz
t _W	Pulse Width	Clock High	30			30			
fCLK	(Note 2)	Clock Low	37			37			ns
		Clear Low	30			30			
		Preset Low	30			30			
t _{SU}	Input Setup Time (Notes 1 & 2)		20 ↑			20 ↑			ns
t _H	Input Hold Time	(Notes 1 & 2)	5↑			5↑			ns
T _A	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 2: $T_A=\,25^\circ C$ and $V_{CC}=\,5V.$

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditio	ons	Min	Typ (Note 3)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I =$	– 12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH}$ $V_{IL} = Max, V_{IH}$		2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL}$ $V_{IH} = Min, V_{IL}$			0.2	0.4	v
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I}$	= 5.5V			1	mA
IIH	High Level Input	V _{CC} = Max	D			40	
	Current	$V_{I} = 2.4V$	Clock			80	μA
			Clear			120	μπ
			Preset			40	
Ι _Ι	Low Level Input	V _{CC} = Max	D			-1.6	
	Current	$V_{I} = 0.4V$	Clock			-3.2	mA
		(Note 6)	Clear			-3.2	
			Preset			-1.6	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 4)	DM74	-18		-55	
ICC	Supply Current	V _{CC} = Max (No	te 5)		17	30	mA


Note 3: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$


Note 4: Not more than one output should be shorted at a time.


Note 5: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.

Note 6: Clear is tested with preset high and preset is tested with clear high.

Symbol	Parameter	From (Input) To (Output)	RL = CL =	400Ω 15 pF	Units
eyniser			Min	Max	
f _{MAX}	Maximum Clock Frequency		15		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns
		5			







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.