



I8048/8748/8035L INDUSTRIAL TEMPERATURE RANGE SINGLE COMPONENT 8-BIT MICROCOMPUTER

- 8048 Mask Programmable ROM
 - 8648 One-Time Factory Programmable EPROM
 - 8748 User Programmable/Erasable EPROM
 - 8035/8035L External ROM or EPROM
 - -40°C to +85°C Operation
- 8-Bit CPU, ROM, RAM, I/O in Single Package
 - Interchangeable ROM and EPROM Versions
 - Single 5V Supply
 - 2.5 μ sec and 5.0 μ sec Cycle Versions: All instructions 1 or 2 Cycles
 - Over 90 Instructions: 70% Single Byte
 - 1K \times 8 ROM/EPROM
 - 64 \times 8 RAM
 - 27 I/O LINES
 - Interval Timer/Event Counter
 - Easily Expandable Memory and I/O
 - Compatible with 8080/8085 Series Peripherals
 - Single Level Interrupt


The Intel® 8048/8648/8748/8035 is a totally self-sufficient 8-bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process.

The 8048 contains a 1K \times 8 program memory, a 64 \times 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability, the 8048 can be expanded using standard memories and MCS-80™/MCS-85™ peripherals. The 8035 is the equivalent of an 8048 without program memory. The 8035L has the RAM power-down mode of the 8048 while the 8035 does not. The 8648 is a one-time programmable (at the factory) 8748 which can be ordered as the first 25 pieces of a new 8048 ROM order. The substitution of 8648's for 8048's allows for very fast turnaround for initial code verification and evaluation units.


To reduce development problems to a minimum and provide maximum flexibility, three interchangeable pin-compatible versions of this single component microcomputer exist: the 8748 with user-programmable and erasable EPROM program memory for prototype and preproduction systems, the 8048 with factory-programmed mask ROM program memory for low cost, high volume production, and the 8035 without program memory for use with external program memories.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8048 has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



I8048/8748/8035L

PIN DESCRIPTION

Designation	Pin #	Function	Designation	Pin #	Function
V _{SS}	20	Circuit GND potential	\overline{RD}	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. Used as a read strobe to external data memory. (Active low)
V _{DD}	26	Programming power supply; +25V during program, +5V during operation for both ROM and PROM. Low power standby pin in 8048 and 8035L.	\overline{RESET}	4	Input which is used to initialize the processor. Also used during PROM programming verification, and power down. (Active low) (Non TTL V _{IH})
V _{CC}	40	Main power supply; +5V during operation and programming.	\overline{WR}	10	Output strobe during a bus write. (Active low) Used as write strobe to external data memory.
PROG	25	Program pulse (+23V) input pin during 8748 programming. Output strobe for 8243 I/O expander.	ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.	\overline{PSEN}	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
P20-P27 Port 2	21-24 35-38	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	\overline{SS}	5	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)
DB ₀ -DB ₇ BUS	12-19	True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} . Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .	EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
T0	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction. T0 is also used during programming.	XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V _{IH})
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.	XTAL2	3	Other side of crystal input.
\overline{INT}	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)			

INSTRUCTION SET

	Mnemonic	Description	Bytes	Cycle		Mnemonic	Description	Bytes	Cycles	
Accumulator	ADD A, R	Add register to A	1	1		Subroutine	CALL addr	Jump to subroutine	2	2
	ADD A, @R	Add data memory to A	1	1			RET	Return	1	2
	ADD A, #data	Add immediate to A	2	2			RETR	Return and restore status	1	2
	ADDC A, R	Add register with carry	1	1		Flags	CLR C	Clear carry	1	1
	ADDC A, @R	Add data memory with carry	1	1			CPL C	Complement carry	1	1
	ADDC A, #data	Add immediate with carry	2	2			CLR F0	Clear flag 0	1	1
	ANL A, R	And register to A	1	1			CPL F0	Complement flag 0	1	1
	ANL A, @R	And data memory to A	1	1			CLR F1	Clear flag 1	1	1
	ANL A, #data	And immediate to A	2	2			CPL F1	Complement flag 1	1	1
	ORL A, R	Or register to A	1	1		Data Moves	MOV A, R	Move register to A	1	1
	ORL A, @R	Or data memory to A	1	1			MOV A, @R	Move data memory to A	1	1
	ORL A, #data	Or immediate to A	2	2			MOV A, #data	Move immediate to A	2	2
	XRL A, R	Exclusive or register to A	1	1			MOV R, A	Move A to register	1	1
	XRL A, @R	Exclusive or data memory to A	1	1			MOV @R, A	Move A to data memory	1	1
	XRL A, #data	Exclusive or immediate to A	2	2			MOV R, #data	Move immediate to register	2	2
	INC A	Increment A	1	1			MOV @R, #data	Move immediate to data memory	2	2
	DEC A	Decrement A	1	1			MOV A, PSW	Move PSW to A	1	1
	CLR A	Clear A	1	1			MOV PSW, A	Move A to PSW	1	1
	CPL A	Complement A	1	1			XCH A, R	Exchange A and register	1	1
	DA A	Decimal adjust A	1	1			XCH A, @R	Exchange A and data memory	1	1
	SWAP A	Swap nibbles of A	1	1			XCHD A, @R	Exchange nibble of A and register	1	1
RL A	Rotate A left	1	1	MOVX A, @R	Move external data memory to A	1	2			
RLC A	Rotate A left through carry	1	1	MOVX @R, A	Move A to external data memory	1	2			
RR A	Rotate A right	1	1	MOVP A, @A	Move to A from current page	1	2			
RRC A	Rotate A right through carry	1	1	MOVP3 A, @A	Move to A from page 3	1	2			
Input/Output	IN A, P	Input port to A	1	2	Timer/Counter	MOV A, T	Read timer/counter	1	1	
	OUTL P, A	Output A to port	1	2		MOV T, A	Load timer/counter	1	1	
	ANL P, #data	And immediate to port	2	2		STRT T	Start timer	1	1	
	ORL P, #data	Or immediate to port	2	2		STRT CNT	Start counter	1	1	
	INS A, BUS	Input BUS to A	1	2		STOP TCNT	Stop timer/counter	1	1	
	OUTL BUS, A	Output A to BUS	1	2		EN TCNTI	Enable timer/counter interrupt	1	1	
	ANL BUS, #data	And immediate to BUS	2	2		DIS TCNTI	Disable timer/counter interrupt	1	1	
	ORL BUS, #data	Or immediate to BUS	2	2		Control	EN I	Enable external interrupt	1	1
MOVD A, P	Input expander port to A	1	2	DIS I	Disable external interrupt		1	1		
MOVD P, A	Output A to expander port	1	2	SEL RB0	Select register bank 0		1	1		
ANLD P, A	And A to expander port	1	2	SEL RB1	Select register bank 1		1	1		
ORLD P, A	Or A to expander port	1	2	SEL MB0	Select memory bank 0		1	1		
				SEL MB1	Select memory bank 1		1	1		
				ENT0 CLK	Enable clock output on T0		1	1		
Registers	INC R	Increment register	1	1	NOP	No operation	1	1		
	INC @R	Increment data memory	1	1						
	DEC R	Decrement register	1	1						
	Branch	JMP addr	Jump unconditional	2		2				
JMPP @A		Jump indirect	1	2						
DJNZ R, addr		Decrement register and skip	2	2						
JC addr		Jump on carry = 1	2	2						
JNC addr		Jump on carry = 0	2	2						
JZ addr		Jump on A zero	2	2						
JNZ addr		Jump on A not zero	2	2						
JT0 addr		Jump on T0 = 1	2	2						
JNT0 addr		Jump on T0 = 0	2	2						
JT1 addr		Jump on T1 = 1	2	2						
JNT1 addr		Jump on T1 = 0	2	2						
JF0 addr		Jump on F0 = 1	2	2						
JF1 addr		Jump on F1 = 1	2	2						
JTF addr		Jump on timer flag	2	2						
JNI addr		Jump on INT = 0	2	2						
JBb addr		Jump on accumulator bit	2	2						

Mnemonics copyright Intel Corporation 1976

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . - 40°C to + 85°C
 Storage Temperature - 65°C to + 125°C
 Voltage On Any Pin With Respect
 to Ground - 0.5V to + 7V
 Power Dissipation 1.5 Watt


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. AND OPERATING CHARACTERISTICS


T_A = - 40°C to + 85°C, V_{CC} = V_{DD} = + 5V ± 10%, V_{SS} = 0V

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage (All Except $\overline{\text{RESET}}$, XTAL1, XTAL2)	- 0.5		0.8	V	
V _{IL1}	Input Low Voltage ($\overline{\text{RESET}}$, X1, X2)	- 0.5		0.6	V	
V _{IH}	Input High Voltage (All Except XTAL1, XTAL 2, $\overline{\text{RESET}}$)	2.2		V _{CC}	V	
V _{IH1}	Input High Voltage (XTAL1, XTAL2, $\overline{\text{RESET}}$)	3.8		V _{CC}	V	
V _{OL}	Output Low Voltage (BUS, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{PSEN}}$, ALE)			0.45	V	I _{OL} = 1.6 mA
V _{OL1}	Output Low Voltage (P10-P17, P20-P27)			0.45	V	I _{OL} = 1.2 mA
V _{OL2}	Output Low Voltage (All Other Outputs)			0.45	V	I _{OL} = 0.8 mA
V _{OH}	Output High Voltage (BUS)	2.4			V	I _{OH} = - 280 μ A
V _{OH1}	Output High Voltage ($\overline{\text{RD}}$, $\overline{\text{WR}}$, ALE, $\overline{\text{PSEN}}$)	2.4			V	I _{OH} = - 80 μ A
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = - 30 μ A
I _{LI}	Input Leakage Current (T1, $\overline{\text{INT}}$)			± 10	μ A	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{LI1}	Input Leakage Current (P10-P17, P20-P27, EA, $\overline{\text{SS}}$)			- 600	μ A	V _{SS} + .45 ≤ V _{IN} ≤ V _{CC}
I _{LO}	Output Leakage Current (BUS, T0) (High Impedance State)			± 10	μ A	V _{SS} + 0.45 ≤ V _{IN} ≤ V _{CC}
I _{DD}	V _{DD} Supply Current		10	20	mA	
I _{DD} + I _{CC}	Total Supply Current		75	145	mA	

BUS



P1, P2



BUS, P1, P2

