

## 54AC74/54ACT74

### DualD-Type Positive Edge-Triggered Flip-Flop

#### General Description

The AC/ACT74 is a dualD-type flip-flop with Asynchronous Clear and Set inputs and complementary ( $Q$ ,  $\bar{Q}$ ) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is latched out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

#### Asynchronous Inputs:

- Low input to  $\bar{S}_D$  (Set) sets  $Q$  to HIGH level
- Low input to  $\bar{C}_D$  (Clear) sets  $Q$  to LOW level


Clear and Set are independent of clock

Simultaneous Low on  $\bar{C}_D$  and  $\bar{S}_D$  makes both  $Q$  and  $\bar{Q}$  HIGH


#### Features

- $t_{CC}$  reduced by 50%
- Output source/sink 24 mA
- ACT74 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
  - AC74: 5962-88520
  - ACT74: 5962-87525
- 54AC74 now qualified to 300Krad RHA designation, refer to the SMD for more information

#### Logic Symbols




10026601



10026602


EEE/EC




10026603

Pin Names	Description
$D_1, D_2$	Data Inputs
$CP_1, CP_2$	Clock Pulse Inputs
$\bar{C}_{D1}, \bar{C}_{D2}$	Direct Clear Inputs
$\bar{S}_{D1}, \bar{S}_{D2}$	Direct Set Inputs
$Q_1, \bar{Q}_1, Q_2, \bar{Q}_2$	Outputs

## Connection Diagrams

Pin Assignment for DIP  
and Flatpak

Pin Assignment for LCC



## Truth Table

(Each Half)

Inputs				Outputs	
$\bar{S}_D$	$\bar{C}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	N	H	H	L
H	H	N	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

H = HIGH Voltage Level


L = LOW Voltage Level

X = Inactive

N = LOW-to-HIGH Clock Transition

 $Q_0 \bar{Q}_0$  = Previous Q ( $\bar{Q}$ ) before LOW-to-HIGH Transition of Clock

## Logic Diagram



10026606

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V	ACT	4.5V to 5.5V
DC Input Diode Current ( $I_K$ )		Input Voltage ( $V_I$ )	0V to $V_{CC}$
$V_I = -0.5V$	-20 mA	Output Voltage ( $V_O$ )	0V to $V_{CC}$
$V_I = V_{CC} + 0.5V$	+20 mA	Operating Temperature ( $T_A$ )	
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$	54AC/ACT	-55 °C to +125 °C
DC Output Diode Current ( $I_K$ )		Minimum Input Edge Rate (DV/DT)	
$V_O = -0.5V$	-20 mA	AC Devices	
$V_O = V_{CC} + 0.5V$	+20 mA	$V_N$ from 30% to 70% of $V_{CC}$	
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$	$V_{CC}$ @ 3.3V, 4.5V, 5.5V	125 mV/μs
DC Output Source or Sink Current ( $I_S$ )	±50 mA	Minimum Input Edge Rate (DV/DT)	
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA	ACT Devices	
Storage Temperature ( $T_{STG}$ )	-65 °C to +150 °C	$V_N$ from 0.8V to 2.0V	
Junction Temperature ( $T_J$ )		$V_{CC}$ @ 4.5V, 5.5V	125 mV/μs
CD IP	175 °C		

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input biasing variables. National does not recommend operation of FACT® circuits outside databook specifications.

**Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )	AC	2.0V to 6.0V
-----------------------------	----	--------------

**DC Characteristics for 'AC Family Devices**

Symbol	Parameter	$V_{CC}$ (V)	54AC	Units	Conditions
			$T_A =$ -55 °C to +125 °C		
			Guaranteed Limits		
$V_H$	Minimum High Level Input Voltage	3.0 4.5 5.5	2.1 3.15 3.85	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_L$	Maximum Low Level Input Voltage	3.0 4.5 5.5	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{OH}$	Minimum High Level Output Voltage	3.0 4.5 5.5	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5	2.4 3.7 4.7	V	(Note 2) $V_N = V_L$ or $V_H$ -12 mA $I_H$ -24 mA -24 mA
$V_{OL}$	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$
					(Note 2) $V_N = V_L$ or $V_H$

## DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	54AC	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
		3.0 4.5 5.5	0.5 0.5 0.5	V	I <sub>L</sub> 12 mA I <sub>L</sub> 24 mA I <sub>L</sub> 24 mA
I <sub>N</sub>	Maximum Input Leakage Current	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>LD</sub>	(Note 3) Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>HD</sub>		5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>C</sub>	Maximum Quiescent Supply Current	5.5	40.0	μA	V <sub>N</sub> = V <sub>CC</sub> or GND

Note 2: All outputs laded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output laded at a time.

Note 4: I<sub>N</sub> and I<sub>C</sub> @ 3.0V are guaranteed to be less than or equal to the respective limits @ 5.5V V<sub>CC</sub>.I<sub>C</sub> for 54AC @ 25°C is identical to 74AC @ 25°C.

## DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	54ACT	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
V <sub>H</sub>	Minimum High Level Input Voltage	4.5 5.5	2.0 2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
V <sub>L</sub>	Maximum Low Level Input Voltage	4.5 5.5	0.8 0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.4 5.4	V	I <sub>UT</sub> = -50 μA
		4.5 5.5	3.70 4.70	V	(Note 5) V <sub>N</sub> = V <sub>L</sub> or V <sub>H</sub> I <sub>H</sub> -24 mA I <sub>H</sub> -24 mA
		4.5 5.5	0.1 0.1	V	
V <sub>OL</sub>		4.5 5.5	0.50 0.50	V	(Note 5) V <sub>N</sub> = V <sub>L</sub> or V <sub>H</sub> I <sub>L</sub> 24 mA I <sub>L</sub> 24 mA
I <sub>N</sub>	Maximum Input Leakage Current	5.5	±1.0	μA	
I <sub>CT</sub>	Maximum I <sub>C</sub> /Input	5.5	1.6	mA	
I <sub>LD</sub>	(Note 6) Minimum Dynamic Output Current	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>HD</sub>		5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min

## DC Characteristics for 'ACT Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	54ACT	Units	Conditions
			T <sub>A</sub> = -55 °C to +125 °C		
			Guaranteed Limits		
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

Note 5: All outputs laded; thresholds on input associated with output under test.

Note 6: Maximum testduration 2.0 ms, one output laded at a time.

Note 7: I<sub>CC</sub> for 54ACT @ 25 °C is identical to 74ACT @ 25 °C.

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V) Note 8)	54AC	Units	Fig. No.
			T <sub>A</sub> = -55 °C to +125 °C		
			C <sub>L</sub> = 50 pF		
f <sub>max</sub>	Maximum Clock Frequency	3.3	70	MHz	
		5.0	95		
t <sub>PLH</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	3.3	1.0	ns	
		5.0	1.0		
t <sub>PHL</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	3.3	1.0	ns	
		5.0	1.0		
t <sub>PLH</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	3.3	1.0	ns	
		5.0	1.0		
t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	3.3	1.0	ns	
		5.0	1.0		

Note 8: Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> (V) Note 9)	54AC	Units	Fig. No.
			T <sub>A</sub> = -55 °C to +125 °C		
			C <sub>L</sub> = 50 pF		
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	3.3	5.0	ns	
		5.0	4.0		
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	3.3	0.5	ns	
		5.0	0.5		
t <sub>w</sub>	CP <sub>n</sub> or C <sub>Dn</sub> or S <sub>Dn</sub> Pulse Width	3.3	8.0	ns	
		5.0	5.5		
t <sub>rec</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	3.3	0.5	ns	
		5.0	0.5		

Note 9: Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V) Note 10)	54ACT		Units	Fig. No.		
			T <sub>A</sub> = -55 °C to +125 °C C <sub>L</sub> = 50 pF					
			Min	Max				
f <sub>max</sub>	Maximum Clock Frequency	5.0	85		MHz			
t <sub>PLH</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	5.0	1.0	11.5	ns			
t <sub>PHL</sub>	Propagation Delay C <sub>Dn</sub> or S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	5.0	1.0	12.5	ns			
t <sub>PLH</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	5.0	1.0	14.0	ns			
t <sub>PHL</sub>	Propagation Delay CP <sub>n</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>	5.0	1.0	12.0	ns			

Note 10: Voltage Range 5.0 is 5.0V ± 0.5V

## AC Operating Requirements


Symbol	Parameter	V <sub>CC</sub> (V) Note 11)	54ACT		Units	Fig. No.		
			T <sub>A</sub> = -55 °C C <sub>L</sub> = 50 pF					
			Guaranteed Limits					
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	4.0		ns			
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	5.0	1.0		ns			
t <sub>w</sub>	CP <sub>n</sub> or C <sub>Dn</sub> or S <sub>Dn</sub> Pulse Width	5.0	7.0		ns			
t <sub>rec</sub>	Recovery Time C <sub>Dn</sub> or S <sub>Dn</sub> to CP	5.0	0.5		ns			

Note 11: Voltage Range 5.0 is 5.0V ± 0.5V


## Capacitance

Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	35.0	pF	V <sub>CC</sub> = 5.0V


## Physical Dimensions inches (in millimeters) unless otherwise noted




Top View



Side View





Bottom View



Detail A

E20A (REV D)


20-Terminal Ceramic Leadless Chip Carrier (L)  
NS Package Number E20A

J14A (REV G)

14-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J14A

# 54AC74/54ACT74 Dual D-TYPE Positive Edge-Triggered Flip-Flop

## Physical Dimensions inches (in millimeters) unless otherwise noted (Continued)



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor  
Americas Customer Support Center  
Email: new.feedback@ nsc.com  
Tel: 1-800-272-9959

[www.national.com](http://www.national.com)

National Semiconductor  
Europe Customer Support Center  
Fax: +49 (0) 180-530 85 86  
Email: europe.support@ nsc.com  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor  
Asia Pacific Customer Support Center  
Email: ap.support@ nsc.com

National Semiconductor  
Japan Customer Support Center  
Fax: 81-3-5639-7507  
Email: jp.feedback@ nsc.com  
Tel: 81-3-5639-7560